


# MAINTENANCE MANUAL PAL-G



August, 1992 SEGA ENTERPRISES, LTD. Rev. A

#### MEGA DRIVE

#### MAINTENANCE MANUAL

#### PAL-G (GERMANY)

#### ♦ INDEX ♦

1.	B	L	0	C	K	D	T	Α	G	R	Α	N	1

- 2. ASSEMBLY DRAWING
- 2-1. GENERAL REFERENCE NUMBER LIST
- 2-2. ASSEMBLY LIST
  1001 TOP CASE ASSEMBLY 1
  1002 TOP CASE ASSEMBLY 2

1003 SHIELD PLATE TOP ASSEMBLY

1004 MAIN BOARD ASSEMBLY

- 2-3. PROCEDURE OF DISASSEMBLY AND ASSEMBLY
- 3. SPARE PARTS LIST
- 4. ACCESSORIES LIST
- 5. PCB REPAIR PROCEDURE
- 6. SOFT & HARD CHECK MANUAL
- 7. PARTS SPECIFICATION
- 7-1. MAIN BOARD IC1 IC SCN68000C8N64
- 7-2. MAIN BOARD IC3 IC µPD42832C-15
- 7-3. MAIN BOARD IC6 IC Z80A
- 7-4. MAIN BOARD IC7 IC  $\mu$ PD4364C-15
- 7-5. MAIN BOARD IC8 IC CUSTOM YM7101 315-5313A
- 7-6. MAIN BOARD IC11 IC YM2612
- 7-7. MAIN BOARD IC13 IC CXA1145P

#### 8. PARTS LIST OF PCB

- 8-1. IC-BD M5 VA4
- 8-1. IC-BD M5 VA6.5
- 8-2. ASSY SUB BOARD3 M5
- 8-3. ASSY SUB BOARD M5

#### 9. SCHEMATIC DIAGRAM

- 9-1. PC BD M5 PAL-G VA4 MAIN
- 9-2. PC BD M5 PAL-G VA6.5 MAIN

#### 10. MOUNT DIAGRAM

- 10-1a. IC BD M5 VA4 PAL-G MAIN
- 10-1b. IC BD M5 VA4 PAL-G CHIP
- 10-2a. IC BD M5 VA6.5 PAL-G MAIN
- 10-2b. IC BD M5 VA6.5 PAL-G CHIP

#### 11. PCB DESIGN SPEC.


- 11-1a. PC BD M5 PAL VA4 MAIN BOARD COMP SIDE MARK
- 11-1b. PC BD M5 PAL VA4 MAIN BOARD SOLD SIDE MARK
- 11-1c. PC BD M5 PAL VA4 MAIN BOARD COMP SIDE LAYER
- 11-1d. PC BD M5 PAL VA4 MAIN BOARD SOLD SIDE LAYER
- 11-2a. PC BD M5 PAL VA6.5 MAIN BOARD COMP SIDE MARK
- 11-2b. PC BD M5 PAL VA6.5 MAIN BOARD SOLD SIDE MARK
- 11-2c. PC BD M5 PAL VA6.5 MAIN BOARD COMP SIDE LAYER
- 11-2d. PC BD M5 PAL VA6.5 MAIN BOARD SOLD SIDE LAYER

MEGA DRIVE

PAL-G (GERMANY)

#### BLOCK DIAGRAM .





MEGA DRIVE


PAL-G (GERMANY)

ASSEMBLY DRAWING

1EGA DRIVE FOR PAL-G

#### ENERAL REFERENCE NUMBER LIST

≀EF NO.	PART NO.	DESCRIPTION	V4 QT	Y V6.5
	610-5077-01 610-5077-01A 610-5283	ASSY TOP CASE M5 EUROPE ASSY TOP CASE M5 EUROPE VA ASSY TOP CASE M5 VA EUROPE		(1)
002	253-6310-01 253-6264	BOTTOM CASE M5 PAL-I LID M5 BOTTOM CASE M5 PAL-I VA6.5	1	(1)
, 0 2	837-7459 837-8779 839-0199 839-0262		1 1 1	1 1 1
202 203 204	012-0310 $012-0308$ $029-0227$ $029-0097$ $250-5161$	TAP SCR PH 3*8 DELTITE SCR PH 3*6 TAP SCR PH 3*12 BLK	6 8 1 5	6 8 1 5 1
302	250-5135 250-5136 253-6298		1 1 1	1 1 1



### ASSEMBLY LIST FOR MEGA DRIVE PAL-G


#### INDEX

- 1001 TOP CASE ASSEMBLY 1
- 1002 TOP CASE ASSEMBLY 2
- 1003 SHIELD PLATE TOP ASSEMBLY
- 1004 MAIN BOARD ASSEMBLY

# PARTS LIST FOR MEGA DRIVE PAL-G

#### 1001 TOP CASE ASSEMBLY 1


 PART NO.	DESCRIPTION	QTY
012-0310	TAP SCR PH 3*10	6



#### PARTS LIST FOR MEGA DRIVE PAL-G

#### 1002 TOP CASE ASSEMBLY 2


REF NO.	PART NO.	DESCRIPTION	QTY
0 0 1	610-5077-01 610-5077-01A 610-5283	ASSY TOP CASE M5 EUROPE ASSY TOP CASE M5 EUROPE VA ASSY TOP CASE M5 VA EUROPE	(1) (1) (1)



#### PARTS LIST FOR MEGA DRIVE PAL-G

#### 1003 SHIELD PLATE TOP ASSEMBLY


REF NO.	PART NO.	DESCRIPTION	QTY
2 0 2 2 0 3	012-0308 029-0227	TAP SCR PH 3*8 DELTITE SCR PH 3*6	7 1
301	250-5135	SHIELD PLATE M5 TOP	1



# PARTS LIST FOR MEGA DRIVE PAL-G

#### 1004 MAIN BOARD ASSEMBLY

REF NO.	PART NO.	DESCRIPTION	QTY
1 0 1	837-7459	IC BD M5 VA4 PAL-G	(1)
	837-8779	IC BD M5 VA6.5 PAL-G	(1)
1 0 2	839-0199	ASSY SUB BOARD M5	1
1 0 3	839-0262	ASSY SUB BOARD3 M5	
2 0 2	012-0308	TAP SCR PH 3*8 TAP SCR PH 3*12 BLK	1
2 0 4	029-0097		5



# PROCEDURE OF DISASSEMBLY AND ASSEMBLY OF MEGA DRIVE FOR PAL-G (GERMANY)

#### 1. DISASSEMBLY

- PROCESS 1 : Removing the screws from Bottom Case.
  - 1) Upset the unit.
  - 2) Remove 6 screws (201) for Bottom Case.
- PROCESS 2: Removing the Top Case.
  - 1) Hold up the Top Case to direction (A).
  - 2) Remove 2 pin connector from Lead wire of the Power LED fixed on the rear side of Top Case.
- PROCESS 3: Removing Shield Plate and Main Board
  - 1) Remove 7 screws (202).
  - 2) Remove a screws (203).
  - 3) Remove the Shield Plate.
  - 3) Remove a screw (202).
  - 4) Remove 5 screws (204).
  - 4) Remove the Main Board from Bottom Plate.

#### 2. ASSEMBLY

- PROCESS 1 : Setting of Main Board
  - Set Main Board on the Bottom Case.
     At this setting, it is important to coincide each centre of screwing hole in Main Board with corresponding each centre of screwing hole of Bottom Case.
  - 2) Fix 5 screws (204).
  - 3) Fix 8 screws (202).
  - 4) Set the Shield Plate on Main Board.
    At this setting, it is important to coincide each holes to the Bosses of Bottom Case.
  - 5) Fix a screw (203).
  - 6) Fix 7 screws (202)
  - 7) At the setting of Sub Boards (for phone and AC Adaptor), it is important to correctly set the holes of Sub Board to Bosses of Bottom Case.

#### PROCESS 2 : Setting of Top Case

- 1) Set the Knob of volume to the scale position "0" and power switch knob to off position on the Top Case.
- 2) Insert two pin connector of power LED lead wire into the lead wire of LED fixed on the rear side of Top Case. In this insertion, it is important to fit the longer lead wire of LED (anode) to the red lead wire of connector (positive polar).
- 3) Firmly set the Top Case to Bottom Case.

#### PROCESS 3 : Screw fixing of Bottom Case.

- 1) Upset the unit.
- 2) Fix 6 screws (201) to the Bottom Case.

MEGA DRIVE
PAL-G (GERMANY)

SPARE PARTS LISTS

## MEGA DRAIVE SPEAR PARTS LIST FOR PAL-G & PAL-I

No	Parts No.	Descripsion					
	610-5077-01	Assy Top Case M5 Europe (V4)					
1	610-5077-01A	Assy Top Case M5 Europe VA (V6.5)					
	610-5283	Assy Top Case M5 VA Europe (V6.5)					
2	253-6310-01	Bottom Case M5 PAL-I (V4)					
2	253-6310-01A	Bottom Case M5 PAL-I VA6.5					
3	315-0328	IC SCN68000C8N64					
	315-0555	IC MC68000P8					
4	315-0041	IC Z80A					
5	315-0413	IC CXK58257AP-10					
	230-5053-A	XTAL OSC 53. 693175M					
6	230-5053-01D	XTAL OSC 53. 693175					
	230-5053-02A	XTAL OSC 53. 693175M					
	230-5053-03D	XTAL OSC 53. 693M					
7	315-5313	313 IC CUSTOM CHIP YM7101					
8	315-5313A	IC CUSTOM CHIP FC1001					
9	315-5364	IC CUSTOM CHIP YM6045C					
1 0	315-5402	IC CUSTOM CHIP uPD91258					
1 1	315-5433	IC CUSTOM CHIP uPD92271					
1 2	313-5089	IC YM2612					
1 3	313-5079	IC CXA1034P					
1 4	313-5067	IC CXA1145P					
13	509-5240-01	SLIDE SWITCH HSW1699-01-010					
	212-5106-01	DIN CONN 8P B-TYPE UC-0059#2					
14	212-5106-01	DIN CONN 8P B-TYPE DJ-008-8P-B					
	212-5106-01	DIN CONN 8P TCS4490-01-4151					
	200-5086	RF MODULATOR UE-3622 (G-PAL)					
15	200-5086-01	RF MODULATOR G-PAL MDMT4D011A					
	200-5086-02	RF MODULATOR PAL-G YAA21-0496					

MEGA DRIVE
PAL-G (GERMANY)

ACCESSORIES LIST

# MEGA DRAIVE ACCESSORIES LIST FOR PAL-G (GERMANY)

NO	PARTS NO.	DESCRIPSION
	610-5327-02	ASSY CONTROL PAD M5 VA EUROPE
1	610-5372-01	ASSY CP M5 REV. EUP SE
	610-5376-01	ASSY CP M5 REV. EUP
2	400-5122A	AC ADAPTOR AC220V/DC10V 1.2A
2	400-5122B	AC ADAPTOR AC220V/DC10V 1.2A
3	610-5128A	ASSY RF SW BOX W/RF CABLE
<b>ک</b>	610-5128A-01	RF SW BOX W/RF CABL-A02 MK3088

MEGA DRIVE

PAL-G (GERMANY)

PCB REPAIR PROCEDURE

PCB REPAIR PROCEDURE |

## 1. INDEX

1.	INDEX
2.	PCB FLOW CHART
3.	PHENOMENON & CAUSE
3-1.	NO POWER TURN ON
3-1-1. 3-1-2.	NO POWER LED ON BLACK SCREEN AFTER POWER ON
3-1-3.	GRAY SCREEN AFTER POWER ON
3-1-3-1.	DEFECTIVE RESET CIRCUIT
	NO SRES NO VRES BUT SRES ON NO ZRES BUT VRES ON
3-1-3-2. 3-1-3-3. 3-1-3-4. 3-1-3-5.	NO VA(0-23) & VD(0-15) ON VA(0-23) ON BUT NO VD(0-15) LINE VRES, ZRES & ZCLK ON BUT NO ZA(0-15) & ZD(0-7) VRES, ZRES & ZCLK ON BUT ZA(0-15), ZD(0-15) STOP AFTER A WHILE
3-2.	PICTURE PROBLEM
3-2-1. 3-2-2. 3-2-3. 3-2-4.	BLANK SCREEN SCREEN INTERFERENCE WHEN SHAKE DIN CONNECTOR BLACK & WHITE SCREEN CHECKER SCREEN
3-3.	SOUND PROBLEM
	DRUM SOUND WHEN TURN ON POWER LOOSE SOUND WHEN SHAKE DIN CONNECTOR SOUND FROM HEADPHONE BUT NOT FROM DIN CONNECTOR.
3-3-4.	SOUND FROM DIN CONNECTOR BUT NOT FROM HEADPHONE
3-3-5.	NO SOUND FROM RIGHT OR LEFT HEADPHONE NOISE FROM HEADPHONE WHEN ADJUST VOLUME LOW

3-3-7.	NO SOUND BOTH FROM DIN CONNECTOR & HEADPHONE
3-3-7-1. 3-3-7-2.	NO SOUND SIGNAL FROM IC11(YM-2612) NO SOUND EVEN SIGNAL FROM IC11(YM-2612) ON
3-3-8.	SOUND NOISE FROM DIN CONNECTOR & HEADPHONE
3-4.	CONTROL PAD MALOPERATION
3-4-1	PAD BUTTON ALWAYS ON
3-4-1-1.	EM FILTER REGISTER IS LESS THAN COUPLE OF 10 OHMS.
3-4-1-2.	INPUT SIGNALS TO PAD ARE LOW & RESISTER BETWEEN GND IS M-OHM ORDER.
3-4-2. 3-4-3.	CONTROL PAD BUTTON CANNOT TURN ON BUTTON ON CONTROL PAD RANDOM ON
3-5.	MALFUNCTION WHEN CONNECT TO MEGA CD

#### 2. PCB REPAIR FLOW CHART

```
START
                      NO
CHECK VOLTAGE
                      --?CHECK PATTERN BETWEEN DC IN
AT POWER SW
                       AND POWER SW, SPECIALLY PCB CRACK
 ! YES
                      NO
                      --?CHECK VCC1 (IC15 7805),
VCC2 (IC17 7805)
VC1, VC2 = +5V?
  YES
                          (REFER TO 3-1-1)
                       NO
                      --?VO PCB O.K.?--?REPLACE X'TAL
X'TAL OSCILLATE ?
  !YES
                                YES
                           CHECK VOLTAGE ON SUB PCB
                       NO
SRES ON ?
                       --?VREF IS ABOUT 2V?--?REPLACE XA-1145
  ! YES
                                 YES
                  MRES REACH TO 5V WITHIN 1.6SEC.?--? CHECK CR
                       NO
VRES ON ?
                      --? REFER TO 3-1-3-1-2
  !YES
            --? VD(0-15)&VA(0-23) O.K? --? REFER TO 3-1-3-1-3
ZRES ON ?
  YES
                       YES
```

BOARD CRACK, SOLDERING PROBLEM, RUST

NO CAN GET PICTURE ? ---? REFER TO 3-2-1 YES NO ---? B/W SCREEN ? ---? CHECKER SCREEN CORRECT PICTURE YES YES YES REPLACE X'TAL REFER TO 3-2-4 NO ---? REFER TO 3-3 SOUND ON ? ; YES PAD ON ? NO . ---? REFER TO 3-4 YES RUNNING WITH DEMO END

#### 3. PHENOMENON & CAUSE

- 3-1. NO POWER TURN ON
- 3-1-1. NO POWER LED ON
  - A. PCB CRACK AT DIN CONNECTOR PORTION OR SOLDERING PROBLEM
  - B. PATTERN DISCONNECTION BECAUSE OF BOARD CRACK UNDER RADIATION PORTION OR CORROSION
  - C. PATTERN CUT BECAUSE OF BOARD CRACK AT POWER SW OR CORROSION
  - D. DEFECTIVE IC17
- 3-1-2. BLACK SCREEN AFTER POWER LED ON
  - A. DEFECTIVE X'TAL
- 3-1-3. GRAY SCREEN AFTER POWER LED ON
- 3-1-3-1. DEFECTIVE RESET CIRCUIT
- 3-1-3-1-1. NO SRES
  - A. DEFECTIVE IC13 CXA-1145 VRFE (CONSTANT VOLTAGE: 2V)
    B. DEFECTIVE IC14 LM-358 SRES (CONSTANT: 0.3SEC.)
- 3-1-3-1-2. SRES ON BUT NO VRES (IC4)
  - A. VER.0,1,2 VER.4 VER.5 VER.6 315-5308 315-5364 315-5402 315-5403 DEFECTIVE
- 3-1-3-1-3. VRES ON BUT NO ZERS
  - A. VD(0-15)&VA(0-23) PATTERN DISCONNECTION BECAUSE OF BOARD CRACK OR CORROSION
  - B. VER.O,1,2 VER.4 VER.5 VER.6 315-5308 315-5364 315-5402 315-5433 DEFECTIVE
  - C. IC1 68000 DEFECTIVE
  - D. IC8 315-5313 DEFECTIVE
- 3-1-3-2. NO VA(0-23) & VD(0-15) LINE ON (IC4)
  - A. VER.0,1,2 VER.4 VER.5 VER.6 315-5308 315-5364 315-5402 315-5433 DEFECTIVE

- 3-1-3-4. VA(0-23) LINE ON BUT NOT VD(0-15) (IC4)
- A. VER.0,1,2 VER.4 VER.5 VER.6 315-5308 315-5364 315-5402 315-5433 DEFECTIVE
- 3-1-3-5. VRES, ZRES & ZCLK ON BUT ZA(0-15)&ZD(0-7) STOP AFTER A WHILE
- A. IC6 Z80 DEFECTIVE
- 3-1-3-6. VRES, ZRES & ZCLK ON BUT ZA(0-15)&ZD(0-7)
- A. IC11 YM-2612 DEFECTIVE

### 3-2 PICTURE PROBLEM

#### 3-2-1. BLACK SCREEN

- A. VIDEO SIGNAL LINE DISCONNECTION BECAUSE OF BOARD CRACK AT DIN CONNECTOR
- B. IC13 CXA-1145 DEFECTIVE
- C. PATTERN DISCONNECTION BECAUSE OF BOARD CRACK AT IC13 CXA-1145

## 3-2-2. SCREEN INTERFERENCE WHEN SHAKE DIN CONNECTOR

- A. DEFECTIVE DIN CONNECTOR
- B. BOARD CRACK AROUND DIN CONNECTOR
- C. MALSOLDERING OF R25 OR C32

## 3-2-3. B/W SCREEN

7,2

A. DEFECTIVE X'TAL

## 3-2-4. CHECKER SCREEN

- A. PATTERN DISCONNECTION BECAUSE OF BOARD CRACK AT AD(0-7) & SD(0-7) OF IC9 & 10
- B. DEFECTIVE IC8 315-5313
- C. DEFECTIVE VRAM(IC10)

- 3-3. SOUND PROBLEM
- 3-3-1. DRUM SOUND WHEN TURN ON POWER (ONLY FOR VER.0)
  - A. SPECIFICATIONS OF S-RAM (IC7) UNEVEN
- 3-3-2 LOOSE SOUND WHEN SHAKE THE DIN CONNECTOR
  - A. DEFECTIVE DIN CONNECTOR
  - B. CRACKED BOARD AROUND DIN CONNECTOR
- 3-3-3. SOUND FROM HEADPHONE BUT NOT FROM DIN CONNECTOR
  - A. DEFECTIVE IC13 CXA-1145
  - B. DEFECTIVE IC14 LM358
- 3-3-4. SOUND FROM DIN CONNECTOR BUT NOT FROM HEADPHONE
  - A. DEFECTIVE IC12 CXA-1034
- 3-3-5. NO SOUND FROM RIGHT OR LEFT HEADPHONE
  - A. DEFECTIVE IC12 CXA-1034
  - B. DEFECTIVE IC11 YM-2612
- 3-3-6. NOISE FROM HEADPHONE WHEN ADJUST VOLUME LOW
  - A. CANNOT REPAIR IN CASE OF VER.O
  - B. DEFECTIVE CR OR VR AROUND IC12 CXA-1034
  - C. PATTERN DISCONNECTION BECAUSE OF BOARD CRACK AROUND IC12 CXA-1034
- 3-3-7. NO SOUND BOTH FROM DIN CONNECTOR AND HEADPHONE
- 3-3-7-1. NO SOUND SIGNAL FROM IC11 YM-2612
  - A. VER.0,1,2 VER.4 VER.5 VER.6 315-5308 315-5364 315-5402 315-5433 DEFECTIVE
  - B. VD(0-15) LINE PATTERN DISCONNECTION BECAUSE OF BOARD CRACK AROUND ABOVE ICs

- 3-3-7-2. NO SOUND EVEN SOUND SIGNAL FROM IC11 YM-2612 ON
  - A. DEFECTIVE IC6 Z80
  - B. DEFECTIVE IC11 YM-2612
  - C. ZD(0-7) LINE PATTERN DISCONNECTION BECAUSE OF BOARD CRACK OR CORROSION
  - D. DEFECTIVE IC12 CXA-1034
  - E. PATTERN DISCONNECTION BECAUSE OF VCC2 POWER BOARD CRACK
- 3-3-8. NOISE FROM DIN CONNECTOR AND HEADPHONE
  - A. DEFECTIVE IC11 YM-2612

34

- 3-4. MALFUNCTION OF PAD
- 3-4-1. PAD BUTTONS ARE ALWAYS ON.
- 3-4-1-1. RESISTANCE OF EM FILTER BETWEEN GND IS 24-65n.
  - A. DEFECTIVE EM FILTER
- 3-4-1-2. PAD INPUT SIGNALS ARE "LOW" LEVEL. RESISTANCE BETWEEN GND IS Mn.
  - A. VER.0,1,2,4 VER.5 VER.6 315-5409 315-5402 315-5433 DEFECTIVE
- 3-4-2. PAD BUTTON CANNOT ON
  - A. BOARD CRACK AROUND PAD CONNECTOR
    B. VER.0,1,2,4 VER.5 VER.6
    - 351-5409 351-5402 351-5433 DEFECTIVE
- 3-4-3. PAD BUTTON TURN ON AT RANDOM.
  - A. PATTERN DISCONNECTION BECAUSE OF CRACKED BOARD VA12 LINE.
  - 3-5. NO OPERATION WHEN CONNECT TO MEGA CD
  - 3-5-1. NO PICTURE WHEN CONNECT TO MEGA CD
    - A. S-RAM (IC-7) INCOMPATIBILITY
    - B. VER.0,1,2,4 VER.5 VER.6 315-5409 315-5402 315-5433 DEFECTIVE

MEGA DRIVE
PAL-G (GERMANY)

SOFT & HARD CHECK MANUAL



## SOFT CHECK MANUAL

```
CHECK CARTRIDGE ---- START
                                         Νo
                             1
                CHECK PATTERNS APPEAR -- -→ ERROR
                             Yes
                          CHECK 1
        RESPECTIVE CONTROL PAD & SOUND CHECK
                  CONTROL PAD 1(JOY A)
1.4-KEY BUTTON
                   2. A BUTTON
                                         Νo
                   3. B BUTTON
                                       - - - ERROR
                   4. C BUTTON
                   5. START BUTTON
                            |Yes
                             1
                  CONTROL PAD 2(JOY B)
1.4-KEY BUTTON
                  2. A BUTTON 3. B BUTTON
                                         Νo
                                          -- → ERROR
                   4. C BUTTON
                   5. START BUTTON
                             lYes
                             1
                   CONTROL PAD EXT(EXT)
                   1.4-KEY BUTTON
                   2. A BUTTON
                                          No
                   3. B BUTTON
                                          --\rightarrow ERROR
                  4. C BUTTON
                   5. START BUTTON
                             lYes
                             1
                          CHECK 2
                                           Νo
                 VERTICAL COLOR PATTERN --→ ERROR
                             Yes
                          CHECK 3 No
                       SOUND CHECK -- → ERROR
                             |Yes
```


END

## MEGA DRIVE FUNCTION CHECK


## ☆ HOW TO USE THE CHECK CARTRIDGE ☆

- 1. Make sure that the power is turned off beforehand and then install the check cartridge on the cartridge connector of the Mega Drive.
- 2. If the power is turned on, the screen as shown on left is displayed.
- 3. Check items
  - (1) Checking of the Control pads 1 and 2 and the respective operation buttons of EXT.
  - (2) Checking of the hues of the vertical color patterns
  - (3) Checking of the tone quality
- 4. Turn the power off and remove the check cartridge from the Mega Drive.


## ☆ CONNECTION DIAGRAM ☆





# CHECK 1 : RESPECTIVE CONTROL PAD AND SOUND CHECK



Check the operation, the clicking feeling and if the buttons on the screen change for red display from blue display when pressing the direction button of the control pad (an optional direction), the respective buttons of A, B, C and the START button. At this point, check also if the sound is heard and its tone quality is normal.








RIGHT OF DIRECTION BUTTON UPSIDE OF DIRECTION BUTTON

BUTTON A

CHECK 2 : CHECK OF THE HUES OF VERTICAL COLOR PATTERNS



Check if the hues of the vertical color patterns, which are displayed from the time when the power is turned on, are normal.

COLOR PATTERN DISPLAY

CHECK 3 : SOUND CHECK

Check if the sound, which are emitted from the time when the power is turned on, is normal.



MEGA DRIVE HARDWARE CHECKER

Aug. 5, 1992 SEGA JAPAN

# 1. Check Item & Flow

# ? Preparation

- 1. Connect "RF COM Terminal" of Checkerto TV Antenna Terminal
- 2 Connect "RF COM Terminal" of Checker to TV Video Terminal. X 2 TV sets are required.
- 3 Connect each terminal of MD to checker
- 4. Adjust Slide Volume to Max.
- 5 Turn on Power of MD.
- 6 Sprite should be came out on each TV screen.
- 7 Press Reset SW of MD
- 8 Volume Level Indicator should be came out on each TV screen. and also noise (Bo-Bo-) come out from TV speaker. (This noise is stereo sound. So, if you connect headphone to headphone terminal on MD. Stereo sound check can be done.)
- 9 Adjust Slide Volume and check Indicator moves as adjusted.
- 10 Turn off Power of MD.

# 3 Note

1. Flease do not short cricuit after turn off the Power for MD because power is still provided to checker side.

# GENESIS HARD CHECKER ERROR LIST

	· ·
Message	Main Cause 主な要因
68KSCRATCH	IC2, IC8
VRAM	IC9, IC10, IC8
Z80 BACK UP	CN3, IC6, IC8
Z80 SCRATCH	IC3, IC6, IC8
Z80 AREA	IC3, IC6, IC8
Z80 RAM	IC6, IC7
EDCK	I.C8, IC16
CN2 B2 IC5	CN2B2, IC5
CN4	CN4, IC5
CN5	CN5, IC5
CN6	CN6, IC5
CN2 FDD	CN2, IC4
CN2 A28.	CN2A28
CN2 B28	CN2B28
CN3 B12	CN3B12, IC8P39
CN3 B13	CN3B13, IC8P41
CN3 B14	CN3B14, IC8P43
CN3 B18	CN3B18, IC8P110
сиз вта	CN3B19, IC8P49
CN3 B31	CN3B31, IC4

	· · · · · · · · · · · · · · · · · · ·
RF ERROR	RF MODULATOR
CN1 2PIN	CN1
	CN1, IC13
CN1 4PIN	CN1
CN1 5PIN	CN1, IC13
CN1 6PIN	CN1, IC13
CN1 7PIN	CN1, IC13
CN1 8PIN	CN1, IC13
IC4OR6	IC1, IC4, IC6
IC12 ETC	IC12
IC11	IC6, IC8, IC11
IC8 P95	IC8, IC12
CN8 GND	CN8, IC12
CN3 B1	CN3B1, IC12
CN3 B3	CN3B3, IC12
CN2 B29	CN2B29, IC12
CN2 A29	CN2A29, IC12
LR SHORT	CN2, CN3, CN8, IC12

iahihi:

5/25-'89 第3研究阿廷部 MEGA DRIVE
PAL-G (GERMANY)

PARTS SPECIFICATION




Table 1 SIGNAL SUMMARY

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A1-A23	output	high	yes
Data Bus	D0-D15	input/output	high	Asz
Address Strobe	ĀŠ	output	low	Asz
Read/Write	R/₩	output	read-high write-low	yes
Upper and Lower Data Strobes	UDS, LOS	output	low	yes
Data Transfer Acknowledge	DTACK	input	low	_
Bus Request	BR	input	low	-
Bus Grant	BG	output	low	no
Bus Grant Acknowledge	BGACK	input	low	_
Interrupt Priority Level	IPLO, IPL1, IPL2	input	low	_
Bus Error	BERR	input	low	_
Reset	RESET	input/output	low	no*
Halt	HALT	input/output	low	no*
Enable	E	output	high	_
Valid Memory Address	VMA	output	low	yes
Valid Peripheral Address	VPA	input	low	-
Function Code Output	FC0, FC1, FC2	output	high	yes
Clock	CLK	input	high	no
Power Input	v <sub>cc</sub>	input	-	_
Ground	GND	input	-	_

<sup>\*</sup>open drain

#### Address Bus (A1-A23)

This 23-bit, unidirectional, three-state bus is capable of addressing eight megawords of data. It provides the address for bus operation during all cycles except inter-

rupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4-A23 are all set to a logic high.

#### Data Bus (D0-D15)

This 16-bit, bidirectional, three state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the interrupt vector on data lines D0-D7.


#### Asynchronous Bus Control

Asynchronous data transfers are handled using the following control signals:

Address Strobe  $\overline{(AS)}$  — This signal indicates that there is a valid address on the address bus.

MAIN BOARD IC1 1/2 IC SCN68000C8N64

#### PIN CONFIGURATION1



Read/Write (R/W) — This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the upper and lower data strobes as explained in the next paragraph.

Upper and Lower Data Strobes (UDS, LDS) — These signals control the data on the bus as shown in table 2. When the R/W line is high, the processor will read from the data bus as indicated. When the R/W line is low, the processor will write to the data bus as shown.

Data Transfer Acknowledge (DTACK) — This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle is terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated. An active transition of DTACK indicates the termination of a data transfer on the bus.

If the system must run at a maximum rate determined by RAM access times, the relationship between the times at which DTACK and data are sampled is important. All control and data lines are sampled funding the SCN68000's clock high time. The clock is internally buffered, which results in some slight differences in the sampling and recognition of various signals. The DTACK signal, like other control signals, is internally synchronized to allow for valid operation in an asynchronous system. If the required setup time (M47)<sup>1</sup> is met during S4, DTACK will be recognized during

SUIS 4 DAIN SINUDE CURINUL OF DAIN BUS

UDS	LDS	R/W	D8-D15	D0-D7
High	High	-	No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low Low		Valid data bits 0-7*	Valid data bits 0-7
Low High Low		Valid data bits 8-15	Valid data bits 8-15 *	

<sup>\*</sup>These conditions are a result of current implementation and may not appear on future devices.

S5 and S6, and data will be captured during S6. The data must meet the required setup time (#27). If an asynchronous control signal does not meet the required setup time, it is possible that it may not be recognized during that cycle. Because of this, asynchronous systems must not allow DTACK to precede data by more than parameter #31.

Asserting DTACK (or BERR) on the rising edge of a clock (such as S4) after the assertion of address strobe will allow an SCN68000 system to run at its maximum bus rate. If setup times #27 and #47 are guaranteed, #31 may be ignored.

#### **Bus Arbitration Control**

These three signals form a bus arbitration circuit to determine which device will be the bus master device:

Bus Request  $(\overline{BR})$  — This input is wire ORed with all other devices that could be bus masters. It indicates to the processor that some other device desires to become the bus master.

Bus Grant  $(\overline{BG})$  — This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus Grant Acknowledge (BGACK) — This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- 1. A bus grant has been received.
- Address strobe is inactive, indicating that the microprocessor is not using the bus.

- Data transfer acknowledge is inactive, indicating that another device is not using the bus.
- Bus grant acknowledge is inactive, indicating that no other device is still claiming bus mastership.

#### Interrupt Control (IPL0,IPL1,IPL2)

These inputs indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is given in IPL0 and the most significant bit is contained in IPL2.

#### System Control

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred.

Bus Error (BERR) — This input informs the processor that there is a problem with the cycle currently being executed. Problems may be the result of nonresponding devices, interrupt vector acquisition failure, illegal access request as determined by a memory management unit, or other application dependent errors. The bus error signal interacts with the halt signal to determine If exception processing should be performed or the current bus cycle should be retried (see Bus Error and Halt Operation for additional information).

Reset (RESET) — This bidirectional signal line acts to reset the processor (initiate a system initialization sequence) in response to an external reset signal. An in-

instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time (see Reset Operation for additional informa-

Halt (HALT) — When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped (see Bus Error and Halt Operation for additional information).

#### Peripheral Control

These control signals are used to allow the interfacing of synchronous peripheral devices with the asynchronous SCN68000:

Enable (E) — This signal is the enable signal for synchronous type peripheral devices. The period for this output is ten SCN68000 clock periods (six clocks low; four clocks high).

Valid Peripheral Address (VPA) — This input indicates that the device or region addressed is a synchronous device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt (see Interlace with Synchronous Peripherals for additional information).

Valld Memory Address (VMA) — This output is used to indicate to synchronous peripheral devices that there is a valld address on the address bus and the processor is synchronized to enable. This signal is issued only in response to a valld peripheral address (VPA) input which indicates that the peripheral is a synchronous device.

### Processor Status (FC0,FC1,FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed (see table 3). The information indicated by the function code is valid whenever address strobe (AS) is active.

Table 3 FUNCTION CODE OUTPUTS


FC2	FC1	FC0	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undelined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

#### Clock (CLK)


The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input is a constant frequency.

# μPD42832C, 42832C-L

#### 262<sup>-</sup>144 ピット CMOS 疑似スタティック RAM



28ピン・プラスチック DIP (600 mil) 外形図(単位:mm)




-01/0,

IC Z80A


## Z80/Z80A CPU


Z80/Z80A Central Processing Unit

## ■ 端子配置図/Terminal Connections



#### ■ ブロック図/Block Diagram






## ■ 端子機能説明

A.ーAn         アドレスパス         3 ステート出力         システム・アドレスパス。           D.ーDr         データパス         3 ステート出力         システム・データパス。           MI         マシン・サイクル1         出力         アクティブ"Low"、実行中のマシン・サイクルがOPコードのフェッチ・サイクルであることを示しまとを示していることを示しているとをいると表しますとしているとをいると表しているとをにしているとをいるしているとをにしているとをいると表しているとをにしているとをいるしているとをにしているとをいるしていることを示しているとをにしているとのではないことをにいることを示しているには、限を正式しているとのによっていいことをにいるとをにしているとをにしているととをいると表しているとをにしているとをいると表しているとをにしているととをいるととでいるによっていいことをにしているとをにしているととでいるとをいるとをいると表しているとをいるととでいるとをいるととでいるとでいるには、限定とでいるには、限定とでいるには、限定とでいるとには、限定とでいるとには、RESET、NMI、INT(は中されているとを)とといるととでいるととでいるととでいるとをいるととでいるととでいるととでいるとと	二 子 名	名 称	入力/出力	est ñe
MT	A4-A15	アドレス・バス	3ステート出力	システム・アドレス・パス。
MREQ	D. ~ D.	データ・バス	3ステート入出力	システム・データ・パス、
IORQ   入出力要求	M 1	マシン・サイクル1	出力	アクティブ"Low"。実行中のマシン・サイクルが OP コードのフェッチ・サイクルであることを示す。
TORG	MREQ	ノモリ要求	3ステート出力	アクティブ"Low"。メモリ読み出し、費き込み動作に対し、アドレス・バスが有効なメモリ・アドレスを出力していることを示す。
WR	<u> </u>	入出力要求	3 ステート出力	対してアドレス・パスの下位8ピットが有効な入出力デバイスのア   ドレスを出力していることを示す。また割り込み応答時にMT とレ
RFSII	R D	ノモリ読み出し	3 ステート出力	アクティブ"Low"。メモリ、または入出力デバイスからのデータを 読み込むタイミングを示す。
カー・	WR	ノモリ作き込み	3ステート出力	パイスに称き込む有効データがデータ・バスに乗っていることを示
HALT	RFSI	リフレッシュ信号	出け	スがアドレス・パスの下位1ピットに出力されていることを洪士。こ
NAT	HALT	ホールト	tk Þ	には NOP 命令を実行し、ノモリ・リフレッシュも行っている。ホールト状態の解除は、RESET、NMI、INT (許可されているとき)に
NNT   マスク可能割り込み要求   入力   を要求する信号で、割り込み許可フラブがゼロであれば、現在進行中の命令の終わりに、この割り込み要求が受けられる。	WAIT .	ウエイト	入力	バイスが、データ転送準備のできていないことを CPU へ知らせよ
NMI         マスク不能割り込み要求         入力         フトウェアによって禁止できない。NMI はいつでも受け付けられ、現在進行中の命令が終わると割り込み処理が開始され、Z80 CPU は自動的に 0066m 番地からスタートする。           RESET         リセット         入力         アクティブ"Low"。割り込み許可フラグ、プログラム・カウンタの割り込みベクトル・レジスタ、メモリ・リフレッシェ・レジスタをリセットし割り込みモードをモード 0 にして Z80 CPU を 初期状態にする。           BUSRQ         パス要求         入力         アクティブ"Low"。NMI より優先度が高く、現在進行中のマシン・サイクルの終わりで受け付けられる。CPU以外のパスマスタがシステム・パスを制御したいとき "Low"にする。           BUSAK         パス応答         出力         アクティブ"Low"。パス要求を受け付けたとき、パス要求を知したパスマスタに対してシステム・パスが制御できることを知らせる。	INT	マスク可能割り込み要求	入力	を要求する借号で、割り込み許可フラブがゼロであれば、現在進行
PUSAK パス応答 出力 リ込みベクトル・レジスタ、ノモリ・リフレッシュ・レジスタをリセットし割り込みモードをモード 0 にして Z80 CPUを 初期状態にする。 アクティブ"Low"。NMI より優先度が高く、現在進行中のマシン・サイクルの終わりで受け付けられる。CPU以外のパスマスタがシステム・パスを制御したいとき "Low"にする。 アクティブ"Low"。パス要求を受け付けたとき、パス要求を出したパスマスタに対してシステム・パスが制御できることを知らせる。	NMI	マスク不能割り込み要求	入力	フトウェアによって禁止できない。 NMI はいつでも受け付けられ、 現在進行中の命令が終わると割り込み処理が開始され、280 CPU は
BUSRQ パス要求 入力 サイクルの終わりで受け付けられる。CPU以外のパスマスタがシステム・パスを制御したいとき"Low"にする。  BUSAK パス応答 出力 アクティブ"Low"。パス要求を受け付けたとき、パス要求を出した パスマスタに対してシステム・パスが制御できることを知らせる。	RESET	リセット	入力	り込みベクトル・レジスタ、メモリ・リフレッシュ・レジスタをリセッ
パスマスタに対してシステム・バスが制御できることを知らせる。	BUSRQ	パス要求	入力	サイクルの終わりで受け付けられる。CPU以外のバスマスタがシステ
CLOCK システム・クロック 入力 +5 Vの単相クロックを入力する。	BUSAK	バス応答	出力	アクティブ"Low"。パス要求を受け付けたとき、パス要求を出した パスマスタに対してシステム・パスが制御できることを知らせる。
	CLOCK	システム・クロック	入力	+5 Vの単相クロックを入力する。


# μPD4364C

## 65 536 ビット スタティック CMOS RAM

#### 维子技统 (上面図)



28ピン・プラスチック DIP (600 mil) 外形図(単位:mm)



R' : 128R' : R' R' R' R' R'

字 体: Round Gothic または 細ゴシックとする。

IC CUSTOM YM7101 315-5313A

端子機能說明

斯

FUNCTION	CPU DATA BUS CPU ADDAESS BUS	I I I/O 68000 INTERFACE			I Z80 INTERFACE	0 WORK RAM(DRAM) ADDRESS / COLOR CODE OUTPUT	0 WORK RAM STROBE/CONTROL	I/O VRAH DATA BUS I/O VRAH ADDRESS/DATA BUS	VRAM STROBE/CONTROL		1/0 CRT VSYNC OUTOUT / DOT CLOCK OUTPUT (6.71/5.37MHz) 1/0 CRT HSYNC INPUT/OUTPUT 1/0 SUB CARRIER OUTPUT (4.47/3.58MHz CLOCK)	O LINEAR RGB UTPUT 1/O SPRITE IMING INPUT/OUTPUT (OTHER VDP) T CRT SELECT (NTSC/PAL)	I   CPU   SELECT (68000/280) I   68000 CPU   CLOCK(CLK1)   I/O CONTROL .	170 BOUND CLOCK INPUT/OUTPUT/(13.4/10.7HHz)  I MASTER CLOCK INPUT (53.7HHz)	I SOUND ANALOG OUTPUT I RGB ANALOG GND, VDD I SOUND ANALOG GND, VDD	I DIGILAL YDU
-	. om		2			L	•	ഗരാ	15	0.00		29		•	. 000	_ 82
.	100		104, 105 104, 105	1000	100000	98 120-12 119	1113 128	116 138-2 121-3		-0	1444NG	80'08	.4.4.R. .0∞ –.(	4.0.0.c 9.0.5.c	2000	4,1
1  :	C015-0 C122-0	/ 45 / UDS / LDS R / W / DTAK	/INTAK /IPL1,2 /BR	/BGAK /WI		A INT RA7-0 ARASO	/CASO /OEO /UKR	/LWR RD7-0 AD7-0 /RAS1	/CAS1 /061 /VE1,0	/se1,0 sp7-0	/ VSTWC / CSTWC / HSTWC SBCR	SPA'S SPA'B PAL	0.00 0.00 0.00 0.00 0.00	MEDCAL SCAL SCAL SCAL SCAL SCAL SCAL SCAL S	SOUND AGC, AVC AVS, AGS	N DD

NANE	GND	/INT	/88	/BGAK	/8G	/HREQ	/INTAK	/IPL1	/IPL2	/IORQ	/RD	/WR	///	/AS	/UDS	SQ7/	R/W	/DTAK	/UVR	/LWR	/050	/CAS0	/RASO	RAO	RAI	RA2	RA3	RA4	RAS	RAG	RA7	202
30.	97	98	66	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	1 20
NANE	CD10	C011	CD12	CD13	CD14	CD15	CAO	CA1	CA2	C43	CA4	CAS	CA6	-CA7	CA8 .	CA9	CA10	CA11	CA12	CA13	CA14	CA15	CA16	CA17	CA18	CA19	CA20	.CA21	CA22	AYS	SOUND	100
NO.	. 65	99	67	68	69	70	71	72	73	74	75	9/	11	. 78	79.	80	81	82	83	84	85	86	87	88	83	90	91	92	93	94	95	20
NAYE	AD2	403	404	ADS	ADS	AD7	/YS	SPA/B	/VSYNC	/CSYNC	/HSYNC	/HL	SELO	/PAL	/RESET	SEL1	CLK1	SBCR	CLK0	НСХ	EDCK	VDD	000	CD1	CD2	CD3	CD4	502	900	CD7	CD8	04.5
NO.	33	34	32	36	37	38	39	40	41	42	43	44	45	46	47	48	49	20	51	52	53	54	55	56	57	58	59	9	61	62	63	6.4
NAYE	200	S01	202	SD3	S04	SD5	908	207	/SE1	/SE0	SC	/RAS1	/CAS1	/WE1	/WE0	./0E1	GND	RDO	RD1	RD2	RD3	RD4	RDS	RD6	RD7	AGC	8	9		AVC	A DO	101
NO.	-	2	3	4	S	9	7	∞	6	10	==	12	13	.14	15	16	17	18	19	70	21	22	23	24	25	92	27	28	53	30	31	32

#### 1. 似要

本LSIは、DAコンパータを出版したFM方式の音源であり、YM2203のFM音源版能を包含している。

マスタークロック周波数最高8MHz(内部は6分周して使用)プロセスNMOS

バッケージ 24ピンDIP

## 2. 主要规能

FM発音数: 6音(3音追加)

オペレーター数 : 4組 (YM2203と同じ) アルゴリズム数 : 8価 (YM2203と同じ)・

LFO 现能 : 振幅 · 周波数変調、変調有無、LFO 周波数設定可能(追加)


複合正弦波合成 : 6音中1音可能(YM2203と同じ)

タイマー : タイマーA、タイマーB (YM2203と同じ)

ステレオ出力 : ON/OFFにより出力側御可能(追加)

DAコンパータ : 9ビットDAコンパータ内蔵、CPUから直接出力可能(追加)

#### 3. ブロック図



## 4. 端子配置図

			$\overline{}$			
GND	1	I		I	24	. Ø n
D O	2	1/0	•	I	23	Vсс
D 1	3	1/0		1	22	AVcc
D 2	4	1/0	٠	0	2 1	MOL
D 3	5	1/0		0 .	20	MOR
D 4	6	1/0		ľ	19	AGND
D 5	7.	1/0	985 •••	.1	18	. A 1
D 6	8	1/0	·	I	17	A 0
D 7	9	1/0	1	i	16	RD.
TEST	10	1/0			1 5	WR
IC	1 1	I		I	1 4	CS
GND	12	I		0	1 3	IRQ
				-	ž.	

### 5. 端子以能說明

φn

マスタークロック入力です。

MOL · MOR

2チャンネルのアナログ出力です。ソースフォロワーで出力されます。

D0~D7

8ビットの双方向デークバスです。プロセッサとデータのやり収りをします。

CS • RD • WR • A1 • A0

D0~D7のデータパスのコントロールをします。

CS	RD	WR	λ1	۸٥	アト゚レス 施四	内容
0	1	. 0	0	0	\$21~\$2C	タイマー等のレシ゚スタ・アト゚レスを恐き込みます。
	1	. 0	U	U	\$30~\$B6	チャンネル1~3のレシ゚スタ・アト゚レスを許き込みます。
0	1	0	0		\$21~:\$2C	タイマー等のレシ゚スタ・テ゚ータをむき込みます。
	1	U	U	1	\$30~\$B6	チャンネル1~3のレシ゚スタ・テ゚ータをむき込みます。
0	1	0	1	0	\$30~\$B6	チャンネル4~6のレシ゚スタ・アト゚レスをむき込みます。
0	1	0	1	1	\$30~\$B6	チャンネル4~6のレジ・スク・テ・ータをむき込みます。
0	0	1	0	0	\$XX	ステータスを読み出します。
1	X	Х	Х	Х	\$XX	DO~D7は高インピータ゚ンスになります。

## IRQ

二つのタイマーから出される割り込み信号です。タイマーにプログラムされた時間が経過すると、低レベルになります。オープンドレインで出力されます。

IC

内部レジスタを初期化します。

TEST

本LSIをテストするための端子です。どこにも接続しないで下さい。

GND • AGND

グランド端子です。

Vcc • AVcc

+5V電源船子です。

## IC YM2612

7. 新たに追加したレジスタ及びビットの機能説明

## 7. 1 Key-ON/OFF レジスタ

Key-ON/OFF (\$28)

D7	D6	D5 <sub>.</sub>	D4	D3 .	. D2	D1	DO
	SLOT	*		1.		CII	

SLOT\*: スロットを下表のように指定します。"1"の時、ON。

CII : チャンネルを下表のように指定します。

D4	第12ロットのON/OFF
D5	第2スロットのON/OFF
D6	第3スロットのON/OFF
D7	郊4スロットのON/OFF。

D2	D 1	DO		
0	. 0	0	チャンネル	1
0	0	1	チャンネル	2
0	1	.0	チャンネル	3
1	0	0	チャンネル	4
1	. 0	1	チャンネル	5
1	i	0	チャンネル	0

## 7. 2 LFO関係のレジスタ

LFO FREQ (\$22)

D7	DG	D5 .	D4	D3	D2	-D1	DO
/,,	/.	/	/	LFO	FR	EQ CTR	L

LFO : "1"の時、LFO ON。

FREQ CTRL: 周波数を下表のように設定します。

FREQ CTRL	0	1	2	. 3	4	5	6	7
freq (llz)	3.98	5.56	6.02	6.37	6.88	9.63	48.1	72.2

## LR/AMS/PMS (\$B4~\$B6)

D7	D6	D5	D4	D3	D2	D 1	DO
L	R	ИА	S	/		PMS	

L.R

: 出力をLftンネル、Rftンネルに指定します。"1"の時、ON。初期値は"1"。

AMS

:振帆変制度を下表のように設定します。

PMS

: 位相変調度を下裂のように設定します。

PMS	0	1	2	. 3	4	5	6	7
変調度(セント)	0	<u>+</u> 3.4	<u>+</u> 6.7	<u>+</u> 10	<u>+14</u>	<u>+</u> 20	<u>+</u> 40	<u>+</u> 80

AMS	0	1	2	. 3
变照度 (dB)	0	1.4	5.9	11.8

AMON/Decay Rate (\$60~\$6E)

D7	DG	D5	D4	D3	D2	D1	DO
MOMA	/	/			DR*		

MONY

: スロット毎の振幅変調をON/OFFする。"1"の時、ON。

DR\*

: Decay Rate

## 7. 3 DAC レジスタ

DAC Data (\$2A)

D	7	DG	D5	D4	D3	Ü2	D1	DO
	.c- )8	DAC- D7	DAC-	DAC- D5	DAC-	DYC-	DAC- D2	DAC-

DAC-D8~D1: DA変換をする時のデークを与えます。

IC YM2612

DAC Select (\$2B)

υ7	ne	<b>D</b> 5	D5 D4		02	D 1	סע
DAC- SEL	/	/	/	/	. /	/	/

DAC-SEL: "1"の時、チャンネル6にDAC Dataを出力します。

## 7. 4 Test レジスタ

Test (\$2C)

D7	D6	D5	D4	D3	D2 ·	D1	DO
			T e s	t			•

このアト゚レスは、本LSIをテストするために設けられたものであり、all "0" 以外では正常助作しません。