

MEGA-CD HARDWARE MANUAL

PCM SOUND SOURCE

SEGA ENTERPRISES, LTD.

VER. 1.0 10/14/91

CONTENTS

1 OVERVIEWS OF THE PRODUCT	1
• Features	1
2 BLOCK DIAGRAM	2
3 DESCRIPTION OF PINS	3
4 DESCRIPTION OF FUNCTIONS	5
4-1 ADDRESS MAP	5
4-2 CONTROL REGISTER	6
• When MOD = 'H'	7
• When MOD = 'L'	8
4-3 INTERNAL MEMORY	9
• ST data (Address = 0006H)	9
• LSH data (Address = 0005H)	9
• LSL data (Address = 0004H)	9
• FDH data (Address = 0003H)	9
• FDL data (Address = 0002H)	9
• PAN data (Address = 0001H)	10
• ENV data (Address = 0000H)	10
4-4 CHANNEL ON/OFF REGISTER	10
4-5 MICROCOMPUTER INTERFACE IC	11
4-6 WAVE MEMORY INTERFACE IC	11
4-7 INTERNAL REGISTER READ CYCLE	12
4-8 DCA (DIGITAL CONTROL AMPLIFIER)	13
4-9 WAVE DATA FORMAT	14
5 DC ELECTRICAL SPECIFICATIONS	15
6 AC ELECTRICAL SPECIFICATIONS	16
7 TIMING CHART	18
7-1 Pseudo SRAM I/F	18
• READ CYCLE	18
• WRITE CYCLE	18
7-2 MASK ROM I/F	18
• READ CYCLE	18
7-3 CPU I/F	19
• READ CYCLE	19
• WRITE CYCLE	19
• Internal register read cycle (0010~001FH)	19
7-4 CPU INTERFACE	20
• CPU → Wave memory read cycle (while sounding suspended)	20
• CPU → Internal register write cycle (while sounding/sounding suspended)	20
• CPU → Wave memory write cycle (while sounding)	21
• CPU → Wave memory write cycle (while sounding suspended)	21
7-5 Pseudo SHAM I/F	22
• REFRESH CYCLE	22

PCM SOUND SOURCE (RF5C164)

1 OVERVIEW OF THE PRODUCT


The RF5C164 is a PCM sound source IC which is manufactured by the 1.5 μ silicon gate CMOS process. Included inside the IC are the DCO (digital control oscillator), the DCA (digital control amplifier), and other functions. A PCM sound source system can be configured by connecting an external wave (form) data memory (Pseudo SRAM, SRAM or mask ROM) and an external D/A converter, and using a microcomputer to control the system. When compared with other methods, the PCM sound source method has the following advantages:

1. Natural tones can be produced;
2. Software to produce sounds is more easily developed.

● Features:


- PCM sound source method.
- Number of channels : 8 channels.
- Clock frequency of the source : Up to 12 MHz.
- Sampling frequency : 31.3 KHz.
- Wave data width : 8 bits.
- Number of wave words : Any.
- Wave memory space : 1. Up to 64 Kbytes when RAM is used.
2. Up to 128 Kbytes when ROM is used.
- Envelope data width : 8 bits.
- L/R stereo output at any fixed level (16 levels each for both L and R).
- Can be interfaced with a general-purpose 8-bit CPU.
- Package : Flat 88-pin package.
- Interface with the wave memory can be directly connected to a
256K (32Kx8) Pseudo SRAM.
256K (32Kx8) MASK ROM.
256K (32Kx8) SRAM.
1M MASK ROM.
- Interface with the D/A converter.
Can be directly connected to the digital-audio 16-bit D/A converter
(Sanyo LC7881).
- Can read out a specific address in real-time for accessing the wave RAM
(when RAMAX is not used).

MEGA-CD HARDWARE MANUAL

2 BLOCK DIAGRAM

MEGA-CD HARDWARE MANUAL

2 BLOCK DIAGRAM



2

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

3 DESCRIPTION OF PINS

PIN	INPUT/OUTPUT	FUNCTION
A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	I	Address signals from the microcomputer.
D7 D6 D5 D4 D3 D2 D1 D0	IO	Data bus signals from or to the microcomputer.
CSB	I	Chip select signals from the microcomputer.
RDB	I	Read signals from the microcomputer.
WRB	I	Write signals from the microcomputer.
RAMAD7 RAMAD6 RAMAD5 RAMAD4 RAMAD3 RAMAD2 RAMAD1 RAMAD0	IO	Multiplexed signals of the lower-address/data from and to the SRAM when connected to the Pseudo SRAM; data input signals from the MROM when connected to the MROM; data bus signals from and to the SRAM when connected to the SRAM.

MEGA-CD HARDWARE MANUAL

PIN	INPUT/OUTPUT	FUNCTION
RAMA14	○	
RAMA13	○	
RAMA12	○	
RAMA11	○	
RAMA10	○	Upper-address signals of the SRAM & MROM.
RAMA9	○	
RAMA8	○	
RAMA7	○	
RAMA6	○	
RAMA5	○	
RAMA4	○	
RAMA3	○	Lower-address signals of the SRAM & MROM.
RAMA2	○	
RAMA1	○	
RAMA0	○	
RAMAX	○	Lowest-address signals of the MROM.
RAMC2B	○	Upper 32Kbytes SRAM & MROM select signals.
RAMC1B	○	Lower 32Kbytes SRAM & MROM select signals.
RAMWEB	○	Pseudo SRAM & SRAM write signals.
RAMOEB	○	Pseudo SRAM & SRAM & MROM read signals.
DAC7	○	
DAC6	○	
DAC5	○	
DAC4	○	
DAC3	○	Multiplexed signals of output "R" data/"L" data to the parallel DAC.
SHL	○	"L" data sample/hold signals for DAC7 to DAC3.
SHR	○	"R" data sample/hold signals for DAC7 to DAC3.
DAC7R	○	Sample/hold signals of DAC7 output with SHR.
DAC7L	○	Sample/hold signals of DAC7 output with SHL.
WCLK1	○	Word clock signals are output to the serial DAC.
LRCLK	○	LR clock signals are output to the serial DAC.
DATA	○	Digital audio data signals output to the serial DAC.
BCLK	○	Bit clock signals output to the serial DAC.

*Interfacing with the serial DAC is made in the MSB-First mode.

MEGA-CD HARDWARE MANUAL

PIN	INPUT/OUTPUT	FUNCTION
RESETB	I	Reset signals
XIN	I	
XOUT	O	These are external pins of the crystal-oscillator. Clock can take input directly from XIN.
TEST1 TEST2 TEST3	I	These are test signal input pins, and fixed to "L" for normal use. TEST2 pin is fixed to "H" when MROM or SRAM is used.
VCC	--	Power supply
GND	--	Ground

MEGA-CD HARDWARE MANUAL

4 DESCRIPTION OF FUNCTIONS**4.1 ADDRESS MAP**

1FFFH 1 1000H	Wave data area (same as for the RF5C165)	4K words 8K bytes
0FFFH 1 0020H	Not used (impossible to access)	
001FH	WAVE RAM ADDRESS 8CH. HIGH	
001EH	WAVE RAM ADDRESS 8CH. LOW	
001DH	WAVE RAM ADDRESS 7CH. HIGH	
001CH	WAVE RAM ADDRESS 7CH. LOW	
001BH	WAVE RAM ADDRESS 6CH. HIGH	
001AH	WAVE RAM ADDRESS 6CH. LOW	
0019H	WAVE RAM ADDRESS 5CH. HIGH	
0018H	WAVE RAM ADDRESS 5CH. LOW	
0017H	WAVE RAM ADDRESS 4CH. HIGH	
0016H	WAVE RAM ADDRESS 4CH. LOW	
0015H	WAVE RAM ADDRESS 3CH. HIGH	
0014H	WAVE RAM ADDRESS 3CH. LOW	
0013H	WAVE RAM ADDRESS 2CH. HIGH	
0012H	WAVE RAM ADDRESS 2CH. LOW	
0011H	WAVE RAM ADDRESS 1CH. HIGH	
0010H	WAVE RAM ADDRESS 1CH. LOW	
000FH 1 0009H	Not used (impossible to access)	
0008H	Sound ON/OFF register	
0007H	Control register	
0006H	ST data memory	
0005H	LSH data memory	
0004H	LGL data memory	
0003H	FDH data memory	
0002H	FDL data memory	
0001H	PAN data memory	
0000H	ENV data memory	

Notes 0000H to 0007H are used as write only registers, and selected by using the bank function of the control register.

0010H to 001FH are used as read only registers.

MEGA-CD HARDWARE MANUAL

4.2 CONTROL REGISTER

This register sets up the IC mode, the bank address of the wave memory, and the bank channel of the internal memory. This register can only be written.

7	6	5	4	3	2	1	0	Bit Address
ON	MOD	—	—	WB3	WB2	WB1	WB0	8007H
OFF	—	—	—	—	CB2	CB1	CB0	—

■ Bit 7 : ON/OFF

When this bit is set, the IC starts sounding; when it is reset, sounding is suspended. The external wave memory of the microcomputer can be read only while sounding is suspended. When the IC is sounding, further restrictions described below apply for writing into the external wave memory.

■ Bit 6 : MOD

This bit is used to control the selection of a particular register into which the contents of bits 3 to 0 are to be written. When this bit is set to "H", the microcomputer writes the contents in bits 2 to 0 into bits CB2 to CB0 of this register; when it is "L", it writes the contents in bits 3 to 0 into bits WB3 to WB0.

● When MOD = "H"**■ Bits 2 to 0 : CB2 to CB0**

These bits control the selection of a particular channel when the microcomputer accesses the internal memories (FNV, PAN, FDL, FDH, LSL, LSH, ST).

CB2	CB1	CB0	Channel No.
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

MEGA-CD HARDWARE MANUAL

● When MOD = "L"

■ Bit 3 to 6 : WB3 to WB6

These bits control the higher address when the microcomputer accesses the external wave memory. The table below shows the relationships between the setup values in WB3 to WB6 and the address for accessing the external wave memory.

WB3	WB2	WB1	WB6	EXTERNAL WAVE MEMORY ADDRESS	
				MEMORY NO.	ADDRESS
0	0	0	0	1	0000H~0FFFH
0	0	0	1	1	1000H~1FFFH
0	0	1	0	1	2000H~2FFFH
0	0	1	1	1	3000H~3FFFH
0	1	0	0	1	4000H~4FFFH
0	1	0	1	1	5000H~5FFFH
0	1	1	0	1	6000H~6FFFH
0	1	1	1	1	7000H~7FFFH
1	0	0	0	2	0000H~0FFFH
1	0	0	1	2	1000H~1FFFH
1	0	1	0	2	2000H~2FFFH
1	0	1	1	2	3000H~3FFFH
1	1	0	0	2	4000H~4FFFH
1	1	0	1	2	5000H~5FFFH
1	1	1	0	2	6000H~6FFFH
1	1	1	1	2	7000H~7FFFH

Note: Memory No.1 is the memory to be selected by RAMC1B.
Memory No.2 is the memory to be selected by RAMC2B.

MEGA-CD HARDWARE MANUAL

4.3 INTERNAL MEMORY

This internal memory stores sound data described below for each of the eight channels.

● ST data (Address = 0006H)

The high 8 bits in this address is the ST data that reads the wave memory of the channel which starts sounding. In this case, "00H" is set in the lower address.

● LSH data (Address = 0005H)

When the stop data is read from the wave memory during sounding, the upper address for reading the wave address is changed into LSH data, and the wave memory is read out again.

● LSL data (Address = 0004H)

When the stop data is read from the wave memory during sounding, the lower address for reading the wave address is changed into LSL data, and the wave memory is read out again.

● FDH data (Address = 0003H)

This data controls the address counter that generates an address used to read from the wave memory during sounding. Use the FDH bits to set up the up-counts of addresses per sampling time as shown in the table below.

FDH BIT	RAMAX	NOT USED	USED
	ACCESS UP-COUNT		
7	2^4	2^8	32
6	2^1	2^4	16
5	2^2	2^3	8
4	2^1	2^4	4
3	2^0	2^1	2
2	2^1	2^0	1
1	2^4	2^1	5
0	2^4	2^4	256

■ Example: When only FDH bits 4 and 3 are set, the address is incremented by 9 ($=2^1 + 2^0$) counts per sampling (when RAMAX is not used).

● FDL data (Address = 0002H)

This data controls the address counter that generates an address used to read from the wave memory during sounding. Use the FDL bits to set up the up-counts of addresses per sampling time as shown in the table on the next page.

$$M = \frac{P \times 2048}{F}$$

P=30720

F=32604

STOP Data = \$FF

MEGA-CD HARDWARE MANUAL

RAMAX	NOT USED	USED
FDL BIT	ADDRESS UP-COUNT	
7	2^4	$2^4 \cdot 125$
6	2^4	$2^4 \cdot 0625$
5	2^4	$2^4 \cdot 03125$
4	2^4	$2^4 \cdot 015625$
3	2^4	$2^4 \cdot 0078125$
2	2^4	$2^4 \cdot 00390625$
1	2^{10}	$2^4 \cdot 001953125$
0	2^{11}	$2^4 \cdot 000976563$

1.27453125

- Example: When only FDL bits 4 and 3 are set, the address is incremented by $2^4 + 2^4$ counts per sampling (when RAMAX is not used).

- PAN data (Address = 0001H)

This data controls the process through which output generated in the white-sounding channel is converted into stereo sounds and fed separately into the "L" and "R" channels. The higher 4-bits of PAN data become the coefficients of the "R" output and the lower 4-bits become the coefficients of the "L" output.

7	6	5	4	3	2	1	0
MSB			LSB	MRS			LSB
Coefficients of "R" output				Coefficients of "L" output			

BH
Address
0001H

- ENV data (Address = 0000H)

This ENV data is multiplied by the wave data which is read from the wave memory in the white-sounding channel in order to put a stress on the amplitudes of the wave data. In this case, bit 7 becomes the MSB and bit 0 becomes the LSB.

4-4 CHANNEL CHANGE REGISTER

This register serves to control the sounding/sounding suspended status in each channel. However, the control of the control register has priority. Therefore, if the control register is set to the sounding status, this register can be used. BH 6 corresponds to channel 1 and bit 7 to channel 8.

MEGA-CD HARDWARE MANUAL


4-5 MICROCOMPUTER INTERFACE IC

This IC can be used as a peripheral IC for the general-purpose 8-bit CPU. The table below should be referenced, since the conditions for access of this IC from the microcomputer vary with the setting of the sounding/sounding suspend status which is selected by the control register.

Status	External wave memory		Internal wave memory	
	Read	Write	Read	Write
While sounding	Impossible	Access in a period of 16 source clock cycles or more.	Impossible	Access in a period of 384 source clock cycles or more. (5888H)
While sounding suspended	Possible	Possible	Impossible	Access in a period of 48 source clock cycles or more (5888H).

4-6 WAVE MEMORY INTERFACE IC

This IC is used as a wave memory, and connects the external Pseudo SRAM, SRAM or MROM. The typical connections are illustrated below.



MEGA-CD HARDWARE MANUAL

4-7 INTERNAL REGISTERS READ CYCLE

By accessing internal registers 8010H to 801FH, the address of the current wave RAM can be read. You must wait for 5 or more cycles after accessing the wave RAM access in order to get the correct address.

HIGH BYTE

M8B	6	5	4	3	2	1	LSB
A15	A14	A13	A12	A11	A10	A9	A8

A15 = "0" applies for RAMC1B = "0" and A15 = "1" applies for RAMC2B = "1".

LOW BYTE


M8B	6	5	4	3	2	1	LSB
A7	A6	A5	A4	A3	A2	A1	A0

MEGA-CD HARDWARE MANUAL

4-8 DCA (DIGITAL CONTROL AMPLIFIER)


This block is used to generate tones by using data which is read from the external and internal devices. The data processing is illustrated below.

The processes shown below are executed in each channel in order from channel 1 through channel 8. Every time the values for "R" and "L", which are summed over 8 channels, are accumulated, the sample/hold signals are generated for "R+" and "L+" output. The limiter circuit sets the accumulated results to FFFFH, if the result value overflows in the positive direction while accumulating data over the eight channels. If it overflows in the negative direction, it is set to 0000H.



MEGA-CD HARDWARE MANUAL**4.9 WAVE DATA FORMAT**

The figure below shows an example of data stored in the external wave memory using wave data format. In this example, the analog waveform is digital-sampled with a center value of 127, a maximum of 253 and a minimum of 0. The wave data "FFH" is used as the loop stop data. Once this data is read from the wave memory, the address for reading the wave memory is reset to the LSH and LSL data, and the wave data is read again.



MEGA-CD HARDWARE MANUAL

5 DC ELECTRICAL SPECIFICATIONS

Ta=0~70°C, VCC=5V±5%

	Symbol	Item	Test condition	Standard values			Units
				min.	typ.	max.	
Input	VIH1	"H" input voltage (TTL compatible)		2.0		VCC +0.3	V
	VIL1	"L" input voltage (TTL compatible)		-0.3		0.0	V
	VIH2	"H" input voltage (XIN pin)		3.5		VCC +0.3	V
	VIL2	"L" input voltage (XIN pin)		-0.3		1.5	V
	II	Input leak current	($\text{V}_{\text{IN}} = \text{V}_{\text{CC}}$)	-10		10	μA
Output	VOH	"H" output voltage	($\text{IOH} = 4.0\text{mA}$)	2.4			V
	VOL	"L" output voltage	($\text{IOL} = 4.0\text{mA}$)			0.4	V
	IOZ	Output leak current when off	($\text{V}_{\text{OZ}} = \text{V}_{\text{CC}}$)	-10		10	μA
Current	ICC0	Power supply current not in operation	($\text{VIN} = 0\text{V}, \text{VCC}$)			300	μA
	ICC1	Power supply current In operation	($\text{XIN}=1\text{MHz}$ With no load)			30	mA

MEGA-CD HARDWARE MANUAL

6 AC ELECTRICAL SPECIFICATIONS

Ta=8~70°C, VCC=5V±5%




Symbol	Item	Test condition	Standard values			Units
			min	typ	max	
TOPR	Input clock frequency				10	MHz
TCE	External memory chip enable pulse width	Fopr=10MHz	268			ns
TAS	Address setup time	Fopr=10MHz	0			ns
TRAH	Lower address hold time	Fopr=10MHz	38			ns
TOHC	Output enable hold time	Fopr=10MHz	0			ns
TOEA	Output enable/output delay time	Fopr=10MHz			50	ns
TOHZ	Output disable/output delay time	Fopr=10MHz	28			ns
TCW	Chip enable time	Fopr=10MHz	268			ns
TWP	Write signal pulse time	Fopr=10MHz	38			ns
TDW	Output data setup time	Fopr=10MHz	38			ns
TDH	Output data hold time	Fopr=10MHz	0			ns
TRDA	External CPU read signal enable/output delay time	Fopr=10MHz			100	ns
TRDH	External CPU read signal disable/output delay time	Fopr=10MHz	10			ns
TWRA	Write data setup time	Fopr=10MHz	38			ns
TWRG	Write data hold time	Fopr=10MHz	38			ns




MEGA-CD HARDWARE MANUAL

Symbol	Item	Test condition	Standard values			Units
			min	typ	max	
TAH	Address hold time (CSB-An)	Fopr=16MHz	0			ns
TAH1	Address hold time (RDB-An)	Fopr=16MHz	30			ns
TAH2	Address hold time (WRB-An)	Fopr=16MHz	30			ns
TAS1	Address setup time (An-WRB)	Fopr=16MHz	0			ns
TAS2	Address setup time (An-WRB)	Fopr=16MHz	0			ns
TRDCE	Chip enable hold time (RDB-CSB)	Fopr=16MHz	0			ns
TWRCE1	Chip enable hold time (WRB-CSB)	Fopr=16MHz	0			ns
TWRCE2	Chip enable hold time (WRB-CSB)	Fopr=16MHz	0			ns
TRFCW	Refresh command pulse width	Fopr=16MHz	200			ns
TRFD	Refresh pulse delay time	Fopr=16MHz		200		ns
TRFP1	Refresh pulse width	Fopr=16MHz	50			ns
TRFP2	Refresh pulse width	Fopr=16MHz	50			ns
TRFR	Refresh pulse recovery time	Fopr=16MHz		300		ns
Trdh	Internal register data hold time	Fopr=16MHz	0			ns
Trda	Internal register data setup time	Fopr=16MHz	30			ns
Trdr	Internal register read access time	Fopr=16MHz	60			ns

大きな二ヶ字の大文字

MEGA-CD HARDWARE MANUAL


7 TIMING CHART**7.1 Pseudo SRAM I/F****● READ CYCLE****● WRITE CYCLE****7.2 MASK ROM I/F****● READ CYCLE**

MEGA-CD HARDWARE MANUAL**7.3 CPU/E****● READ CYCLE****● WRITE CYCLE****● Internal register read cycle (0010~001FH)**


MEGA-CD HARDWARE MANUAL

7-4 CPU INTERFACE

- CPU ← Wave memory read cycle (while sounding suspended)




- CPU → Internal register write cycle (while sounding/sounding suspended)




MEGA-CD HARDWARE MANUAL

● CPU → Wave memory write cycle (while sounding)



● CPU → Wave memory write cycle (while sounding suspended)



MEGA-CD HARDWARE MANUAL**7.5 Pseudo SRAM I/F****● REFRESH CYCLE****■ While sounding suspended (automatic refresh)**

CSB

A12

WRB

RDB

RAMOEB

TROW

Thro

TFAP1

■ While sounding

RAMOEB

TTAP2

TMTR

REVIEW