

CONFIDENTIAL

#161

SEGA ENTERPRISES LTD.  
PROPERTY OF SEGA

Sega Onisoft

## Development MEGA DRIVE Specifications

Contents	page
1. Power supply	2
2. Memory	3
3. Connector	4
4. Option IC socket	6
5. Timer	6
6. Switch	7
7. Designing	8
8. Board specifications	9
9. Mapping in the monitor mode	11
10. Extended I/O mapping	12
11. Extended memory mapping	13
12. Extended I/O function	14
a-memory map control	14
b-write protect	17
c-change to emulate	19
d-RS232C and MIDI	20
e-address checker	21
f-hard ware break	23
g-real time clock	24
h-82C255(=8255*2)	25
i-EEPROM	26
j-history	27
13. Operation with ZAX ICE	29
a-Connection and switch	
b-ICE macro	

## 1. Power supply

- Input power line AC 85-132V (0.3A fuse)  
A 5V-3A switching regulator power supply with switches is installed.
- Power consumption rate: 5V, 2.3A in operation

segagamesoft

## 2. Memory

## • 68000 area

000000-0FFFFF	SRAM(back_up)	Game ROM emulating	Eight 1MbitRAMs
200000-23FFFF	SRAM(back_up)	BACK_UP RAM	Two 1MbitRAMs
800000-87FFFF	EPROM	SHADOW_ROM	Two 2MbitROMs • Images are generated from 0 to 7FFF if level 7 is set when the power is turned on.
FC0000-FFFFFFF	SRAM	Game WORK_RAM	Two 1MbitRAMs • FC0000 to FEFFFF have been added for development. • FF0000 to FFFFFFF are used for the GENESIS.
A88000-A88FFF	EEPROM	MODEM development	One 16KbitRAM • The lower byte can only be used.
A87800-A87801	SRAM	HISTORY	Two 256KbitRAMs • A87800 can be used as serial memory (32Kword) if level 7 is set when the power is turned on. • It is used as history with 8192 steps if any level other than 7 is set when the power is turned on.
• Z80 area 0000-1FFF	SRAM	PROGRAM	One 256KbitRAM • Switching is performed in the 4-bank (0000-1FFF each) Z80 I/O area. DIP_SW6 is used to turn the switching on/off.
• VDP area 00000-1FFFF	DRAM	VIDEO_RAM	Four 256KbitDRAMs • The 128K mode (bit7=1) is set with VDP reg#2.

3. Connector  
3-a Connector

- 171-5870 board (upper)
- ◎ = MEGADRIVE standard
- ☆ = Option

◎Cartridge pins (Mitsumi 475-32-145)	CN1	Game cartridge 32 pins by two rows
◎FDD pins (60pin,flat)	CN2	FDD connection, substitution of the 60-pin edge pins. 30 pins by two rows
◎JOYPAD pins	CN4,5	
◎MODEM pins	CN6	
◎VIDEO pins	CN9	
◎PHONE pins	CN11	
☆68000 pins (64 pins, flat)	CN7,8	Output from the 68000 pins: the output can be taken by setting ALL_GND on one side. ZAX's 68000 ICE can be connected with a flat cable. 32 pins by two rows....two sets
☆ZAX pins (JST 5 pins =5 pins by one row)	CN16	External break for the 68000 ICE. These are connected to the external break pin of the ZAX's 68000 ICE. The EVI pin of the ICE is set to the low-voltage status when the address checker detects a break signal.
☆RGB pin (Dsub, 15 pin)	CN10	Video signal output of an analog RGB or a personal computer.
☆Palletpins (40 pins, flat)	CN15	These are connected to a color pakket output IC or a color pallet IC.

## 3-b. Connector

- 171-5871 board (lower)  
◎ = MEGA DRIVE standard  
☆ = Option

☆External I/O (64 pins, flat)	CN18	External Z80
☆Parallel I/O (34, pins flat)	CN19	8255 (8 bits by 3)
☆Printer (RC, 14 pins)	CN20	
☆Printer output (RC, 36 pins)	CN21	
☆RS232C (Dsub, 25 pins)	CN22	The rate can be in 300 to 19200 baud.
☆MIDI input (DIN, 9 pins)	CN23	
☆MIDI output (DIN, 9 pins)	CN24	

#### 4. Option IC socket

- 171-5870 board (upper)

68-pin PLCC            IC11      For Altera's EPM5128  
 (68 pins with PLCC socket)      •PAL for ADDRESS\_CHECKER

68-pin PLCC            IC18      For Altera's EPM5128  
 (68 pins with PLCC socket)      •PAL for HARD\_BREAK

\*Signal lines connected to EPM5128  
 To 68000                 CLK,RESET,DTACK BG,BGACK AS,HDS,LDS,RW  
 FCO-FC2 A1-A23 D0-D15  
 To Z80                   RES,BUSAK  
 To others                Pin 24 from the board, and pin 18 to the board.  
 Not connected: pins 15, 17, 19, 21, 22 and 23.

#### 5. Timer

- 171-5871 (lower)

RTC62421              IC39      BACKUP is implemented. Year, month, day, weekly day, hour, minute and second.

## 6. Switch

- SW1(PUSH\_SW) The 68000 is reset.
- SW2(PUSH\_SW) The development board is reset.
- SW3(PUSH\_SW) Level 7 is set for the 68000.
  
- SW4(DIP\_SW) Country      Japan=OFF      Overseas=ON
- SW5(DIP\_SW) NTSC/PAL    NTSC=OFF      PAL=ON
- SW6(DIP\_SW) Z80BANK     NO=OFF      BANK=ON
- SW7(DIP\_SW) CPU          ICE=OFF      CPU=ON

Sega On/Off

## 7. Designing

- a) The unit needs to be compatible with upgraded MEGA DRIVES.
- b) Eliminate errors in RAMs by using the 1-Mbyte SRAM.
- c) The ICE is interrupted by a break signal from the address checker.
- d) Software can be developed and debugged on the unit alone.
  - A monitor break occurs.
  - A hard break occurs.
  - The address checker sends a break.
  - The history function is implemented.
  - Programs can be uploaded and downloaded.
- e) It can be used as a graphics machine for the MEGA DRIVE.
  - Video can be simultaneously displayed on a general TV and a monitor TV.
  - All the 256 colors can be displayed by using palette ICs.
- f) The main unit alone can be used as an aging machine.
  - The debug function is implemented.
- g) The unit can be used as a sound source for sound development.
  - Communication can be performed by using MIDI.
  - MIDI\_data can be displayed by using video output.

The special software needs to be developed to implement functions d), e), f) and g).

## 8. Board specifications

The unit can handle the MEGA DRIVE mode and the monitor mode. The monitor mode is set when the power is turned on.

### a) In the MEGA DRIVE mode:

- 1) History is recorded.
- 2) When a break occurs, operation moves to the monitor mode.

### b) In the monitor mode:

- 1) The MEGA DRIVE functions can be used.
- 2) History can be read and written.
- 3) The supplied I/O can be used.
- 4) Various modes can be set up.

#### 8-a. In the MEGA DRIVE mode:

Access to the address of the 68000 is recorded in history.  
(bus access of the 68000 and bus request by the Z80)

Operation moves to the monitor mode when the following monitor break functions are used (level 7 occurs; the mode is changed with INT&ACK7).

- 1) Timeout when DATAACK is not returned.
- 2) Write protect when an attempt is made to write data in the ROM status.
- 3) Memory out when the quantity of data exceeds the memory size.
- 4) Break switch when PUSH\_SW 'SW3' is pressed.

\*1 5) Hard break when the assigned address is accessed.

\*2 6) Address checker when the prohibited operations of the MEGA DRIVE are executed.

\*1... To execute this function, the address checker (EP5128) is required for IC11.  
\*2... To execute this function, the address checker (EP5128) is required for IC12.

The PALs in \*1 and \*2 can be modified for or added to the other functins.

### 8-b. Functions available in the monitor mode

- The monitor ROM is selected when the power is turned on (or level 7 occurs).
- Level 5 is generated from communication through RS232C or MIDI.
- Level 3 is generated from the external I/O (external Z80).
- Level 1 is generated from a timer interrupt (RTC62421).
- Modification of mapping (mapping address of SRAM is changed).
- Modification of the memory size (the memory size of SRAM is in units of 2, 4, 6 or 8 Mbytes).
- Write protect (writing in SRAM is inhibited).
- History can be read and written (history is suspended).
- The MEGA DRIVE functions can be used.
- The functions of the supplied I/O can be used.
- Operation moves to the monitor mode.

## 9.Mapping in the monitor mode.

\*\*\*\*\*  
\* \$00000-\$FFFFF \*  
\*\*\*\*\*

All area

\$00000	rom
\$10000	back_up
\$20000	
\$20XXX	
\$40000	fdd_rom
\$43fff	
\$60000	fdd_ram
\$63fff	
\$80000	mon.ROM
\$87fff	i/o
\$a0000	mon.I/O
\$a13ff	
\$a8000	vdp
\$aafff	mon.RAM
\$c0000	
\$c0001	
\$fc000	
\$fdfff	
\$ff000	ram
\$fffff	

\*\*\*\*\*  
\* \$A0000-\$AFFFF \*  
\*\*\*\*\*

MON.I/O

\$a0000	i/o
\$a2000	
\$a8000	EXP.I/O
\$aa000	EXT.I/O
\$ac000	
\$b0000	

\*\*\*\*\*  
\* \$A80000-A88FFF \*  
\*\*\*\*\*

EXP.I/O

\$a80000	PalletIC
\$a81000	Monitor
\$a82000	mapct1
\$a83000	
\$a83800	
\$a84000	
\$a85000	
\$a86000	RTC
\$a86800	RTC_int
\$a87000	8255_0
\$a87800	8255_1
\$a88000	memwp
\$a88800	history
	EEPROM

## 10. Extended I/O mapping

## 10-a) Board 1 (171-5870), extended I/O

extcol	equ	\$a80001	* External color pallet (CN15)
monclr	equ	\$a81001	* Monitor mode clear (write)
brkmode	equ	\$a81001	* Break mode data (read)
memctl	equ	\$a82001	* memory map control
adrcker	equ	\$a83000	*(WORD) ADDRESS checker (IC12)
breaker	equ	\$a83800	*(WORD) HARDWARE break (IC11)

## 10-b) Board 2 (171-5871), extended I/O

232c_dat	equ	\$a84001	* $\mu$ PD7201 232C_data
232c_cmd	equ	\$a84003	* $\mu$ PD7201 232C_command
mididata	equ	\$a84005	* $\mu$ PD7201 midi_data
midicmd	equ	\$a84007	* $\mu$ PD7201 midi_command
clkdiv	equ	\$a84801	* 232C clock divider (IC51)
rtc	equ	\$a85001	* timer IC (RTC62421:IC39)
rtcint	equ	\$a85801	* LEVEL1 enable(timer IC occurs)
prtin	equ	\$a86001	* 82C255_0 sentro in (CN21)
prtout	equ	\$a86003	* 82C255_0 sentro out (CN20)
prtcnt	equ	\$a86005	* 82C255_0 sentro cnt (CN20,21)
prtmod	equ	\$a86007	* 82C255_0 8255_0 mode
expA	equ	\$a86801	* 82C255_1 parallel_A (CN19)
expB	equ	\$a86803	* 82C255_1 parallel_B (CN19)
expC	equ	\$a86805	* 82C255_1 parallel_C (CN19)
expmod	equ	\$a86807	* 82C255_1 8255_1 mode
memwp	equ	\$a87000	* memory write protection
hist	equ	\$a87800	* cpu access history
EEPROM	equ	\$a88000	* 2Kbytes EEPROM (IC15)
extio	equ	\$aa0000	* 128Kbytes reserved(CN18)

## 11. Extended memory mapping (in the monitor mode)

## 11-a) Board 1 memory (171-5870)

<b>extram</b>	<b>equ</b>	<b>\$fc0000</b>	<b>* extend work_ram</b>
	<b>*</b>	<b>\$ffff</b>	<b>(IC32,35)</b>

## 11-b) Board 2 memory (171-5871)

<b>monrom</b>	<b>equ</b>	<b>\$800000</b>	<b>* Monitor ROM</b>	<b>(upperIC16)</b>
	<b>*</b>	<b>\$87ffff</b>		<b>(lowerIC17)</b>
<b>backram</b>	<b>equ</b>	<b>\$880000</b>	<b>* BACKUP_RAM</b>	<b>(upperIC1)</b>
	<b>*</b>	<b>\$8bffff</b>		<b>(lowerIC6)</b>
<b>mainram</b>	<b>equ</b>	<b>\$900000</b>	<b>* Cartridge emulating RAM</b>	<b>(upIC15,4,3,2)</b>
	<b>*</b>	<b>\$9fffff</b>		<b>(wIC10,9,8,7)</b>

## 12. Extended I/O function (in the monitor mode)

## a-1) Memory map control (memctl)

• Mapping can be changed (map address of SRAM can be changed).

## &lt;&gt; memory map control

\$a82001

(write\_only)

7 6 5 4 3 2 1 0

bit0=1 ctrg->(fdd), fdd->(ctrsg)  
bit0=0 ctrg->ctrsg , fdd-> fdd  
[ctrsg] and [fdd] is swapped (effective when bit 3= 0).


+--+ memory map control  
Mapping can be changed.

+--> CARTRIDGE\_pin disable (0)/enable(1)  
[ctrsg] and [fdd] is swapped by means of cartridge pins  
(bit 0 is not valid).

+--> emulator mapping bit  
Mapping for the the emulate mode is temporarily  
executed in the monitor mode.

+--> auto\_vector mode(0),vector(1)  
The vector mode is changed to the auto\_vector mode or  
vice versa.

+--> vector page(vector bank change)  
The vector\_address is changed in the vector mode.




cart	:	cartridge
fdd	:	floppy disk unit
BOOT	:	boot_rom, emulation_ram & back_up_ram
ram	:	emulation_ram(8Mbits)
bram	:	back_up_ram(2Mbits)
ex cart	:	cartridge slot [cart] line
work	:	work_ram (extnded)
rom	:	boot_rom

## 12. Extended I/O function (in the monitor mode)

## a-2 memory map control (memctl)

&lt;&lt; memory map control &gt;&gt;



## 12. Extended I/O function (in the monitor mode)

## a-3) memory map control (memctl)

&lt; map change (bit0) &amp; cart\_pin(cartridge.B\_side pin32) &gt;

bit 3	bit 0	cart_pin	\$000000	\$400000
0	0	*	cart	fdd
0	1	*	fdd	cart
1	*	0	cart	fdd
1	*	1	fdd	cart

bit5=1

&lt; interrupt\_mode &amp; interrupt\_address &gt;

bit7	bit6	int1	int2	int3	int4	int5	int6	int7
0	0	\$064	\$068	\$06c	\$070	\$074	\$078	\$07c
0	1	\$0e4	\$0e8	\$0ec	\$0f0	\$0f4	\$0f8	\$0fc
1	0	\$164	\$168	\$16c	\$170	\$174	\$178	\$17c
1	1	\$1e4	\$1e8	\$1ec	\$1f0	\$1f4	\$1f8	\$1fc


## 12. Extended I/O function (in the monitor mode)

## b-1) Write Protect (memwp)

- The memory size is changed (the size of the SRAM memory is in units of 2, 4, 6 or 8 Mbytes).

## &lt; memory write protect

\$a87001                         (write\_only)



hard mode	emulate	monitor
bit 1,0 (\$a87001)	1 1 1 0 0 1 0 0 (8M) (6M) (4M) (2M) (8M) (6M) (4M) (2M)	1 1 1 0 0 1 0 0 \$000000
\$040000	■ ■ ■ ■	M M M M
\$080000	■ ■ ■ ■	M M M
\$0c0000	■ ■ ■ ■	M M
\$100000	■ ■ ■ ■	M X X X
	B B B B	X X X X

B\_area = access break                         (change\_mode to monitor)

■\_area = if bit4=0, then write break (change\_mode to monitor)

M\_area = write\_enable on monitor mode

X\_area = don't care

## 12. Extended I/O function ( in the monitor mode)

## b-2) Write Protect (memwp)

- Write protect (write to the SRAM is inhibited).

hard mode		emulate				monitor		
bit 3,2		1	1	1	0	1	0	0
(\$a87000)		(2M)	(512)	(128)	(OK)	(2M)	(512)	(128)
\$200000		h	l	h	l	h	l	h
\$204000		h	l	h	l	h	l	h
\$210000		h	l	h	l	h	l	h
\$214000		h	l	B	B	B	HL	X
\$220000		h	l	B	B	B	X	X
\$224000		h	l	B	B	B	HL	X
\$230000		h	l	B	B	B	X	X
\$234000		h	l	B	B	B	X	X
\$240000		h	l	B	B	B	HL	X

B\_area = access break  
 X\_area = don't care  
 h\_area = if bit7=0, then upper\_write\_break  
 l\_area = if bit6=0, then lower\_write\_break  
 H\_area = if bit5=1, then write\_enable  
 L\_area = if bit5=1, then write\_enable

(change\_mode to monitor)  
 (change\_mode to monitor)  
 (change\_mode to monitor)

## 12. Extended I/O function ( in the monitor mode)

## c) Change to emulate (monitor)

• Operation moves to the emulator mode.

< monitor

\$a81001 (write)  
 \* \* \* \* \* \* \* -----change to EMULATE

\$a81001 (read)  
 7 6 5 4 3 2 1 0  
 | | | | +-----in bgack  
 | | | +-----in monitor  
 | | +-----by write protect  
 | | +-----by 232c\_hunt  
 | | +-----by dtack\_time\_out  
 | | +-----by break\_chip  
 | +-----by address\_checker  
 +-----by break\_switch

\* all\_bit active low

## 12. Extended I/O function (in the monitor mode)

## d) RS-232C &amp; MIDI

- Level 5 is generated from communication with RS232C or MIDI.

&lt;&gt; uPD7201A

\$a84001	ch-A data	write	232C receive_data
\$a84003	ch-A control		232C transmit_data
\$a84005	ch-B data	MIDI_out data	
\$a84007	ch-B control		MIDI_in data

&lt;&gt; rs-232c baud rate clock generator

\$a84801 (read/write)

\* \* \* \* 3 2 1 0  
 | + + +-----baud rate  
 +-----uPD7201A interrupt mode  
 0: !int5  
 1: !int7(nmi)

bit 2	bit 1	bit 0	7201 Tx/Rx_clock
0	0	0	4800
0	0	1	9600
0	1	0	19200
0	1	1	38400
1	0	0	76800
1	0	1	153600
1	1	0	307200
1	1	1	614400

\*A 300 baud rate is set when \$A84801 = 0 and the uPD7201A internally divides the frequency by 16.

## 12. Extended I/O function (in the monitor mode)

## e-1) Address Checker


- (emap) • When an attempt is made to access the address that the MEGA DRIVE cannot access, a break occurs.
- (ereg) • When an attempt is made to set VDP data that the MEGA DRIVE cannot set, a break occurs.
- (ebus) • When a bus request is issued from the Z80 immediately after I/O is accessed, a break occurs.
- (timi) • If the work\_ram was not accessed  $2\mu\text{sec}$  before the last destination data is set by setting the DMA, a break occurs.

## &lt;&gt; address checker

\$a83000	write	
bit	f e d c b a 9 8 7 6 5 4 3 2 1 0	
	* * * * * * * * * * * *	+--mapping check on(1)/off(0) Check related to mapping becomes effective
		+--vdp_cmd1 check on(1)/off(0) The first word that is set in VDP is checked.
		+--vdp_cmd2 check on(1)/off(0) The second word that is set in VDP is checked.
power_on	default	
	* * * * * * * * * * * * 1 1 1	The address_checker remains valid when the power is turned on.

## 12. Extended I/O function (in the monitor mode)

## e-2) Address Checker



## 12. Extended I/O function (in the monitor mode)

## f) HARD\_WARE Break

- If the address is set in the emulate\_mode, then:
- (wre=1,rde=1) a break occurs, when this address is accessed;
- (wre=1,rde=0) a break occurs, when data is written in this address;
- (wre=0,rde=1) a break occurs, when data is read from this address;
- Three points ch.A,ch.B,ch.C can be set.

## &lt;&gt; hard ware breaker

power_on	default	Each channel is suspended when the power is turned on.
\$a83800	* * * * * 0 0 0 0 0 0 0 0 0 0 0 0	* break_CH.A disable
\$a83802	0 0 0 0 0 0 0 0 0 0 0 0	* break_CH.B disable
\$a83804	* * * * * 0 0 0 0 0 0 0 0 0 0 0 0	* break_CH.C disable
\$a83806	0 0 0 0 0 0 0 0 0 0 0 0	
\$a83808	* * * * * 0 0 0 0 0 0 0 0 0 0 0 0	
\$a8380a	0 0 0 0 0 0 0 0 0 0 0 0	
 write		
bit	1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0	
\$a83800	r w a a a a a a a d r 2 2 2 2 1 1 1 1 e e 3 2 1 0 9 8 7 6	break address(H)ch.A
\$a83802	a a a a a a a a a a a a u 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 d 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 s	break address(L)ch.A
\$a83804	r w a a a a a a a d r 2 2 2 2 1 1 1 1 e e 3 2 1 0 9 8 7 6	break address(H)ch.B
\$a83806	a a a a a a a a a a a a u 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 d 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 s	break address(L)ch.B
\$a83808	r w a a a a a a a d r 2 2 2 2 1 1 1 1 e e 3 2 1 0 9 8 7 6	break address(H)ch.C
\$a8380a	a a a a a a a a a a a a u 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 d 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 s	break address(L)ch.C

## 12. Extended I/O function (in the monitor mode)

## g) REAL\_TIME Clock

• Level 1 is generated by means of a timer interrupt from RTC62421.

## &lt;&gt; real time clock RTC-62421

\$a85001 S1	* * * * 3 2 1 0-----sec (*1)
\$a85003 S10	* * * * 3 2 1 0-----sec (*10)
\$a85005 MI1	* * * * 3 2 1 0-----min (*1)
\$a85007 MI10	* * * * 3 2 1 0-----min (*10)
\$a85009 H1	* * * * 3 2 1 0-----hour (*1)
\$a8500b H10	* * * * 3 2 1 0-----hour (*10)
\$a8500d D1	* * * * 3 2 1 0-----day (*1)
\$a8500f D10	* * * * 3 2 1 0-----day (*10)
\$a85011 M01	* * * * 3 2 1 0-----month (*1)
\$a85013 M010	* * * * 3 2 1 0-----month (*10)
\$a85015 Y1	* * * * 3 2 1 0-----year (*1)
\$a85017 Y10	* * * * 3 2 1 0-----year (*10)
\$a85019 Week	* * * * 3 2 1 0-----week (*1)
\$a8501b CD	* * * * 3 2 1 0-----control register D
\$a8501d CE	* * * * 3 2 0-----control register E
\$a8501f CF	* * * * 3 2 0-----control register F

## &lt;&gt; rtc interrupt mask

\$a85801

* * * * * * * 0-----	on write 1:disnable 0:enable (!int1 by timer)
* * * * 0 0 X X-----	on read enable/disnable timer int

## 12. Extended I/O function (in the monitor mode)

## h) 82C255 (equivalent to two 8255s)

- The loader can be used even when the port of the MEGA DRIVE is not used.

## &lt; 8255 no.1 printer in/out


\$a86801 port-A

7 6 5 4 3 2 1 0 ----- data in (36pin conector)

\$a86803 port-B

7 6 5 4 3 2 1 0 ----- data out(14pin conector)

\$a86805 port-C



\$a86807 control

## &lt; 8255 no.2

34pin connector  
 gnd ... 19,21,23,24,27,29,31,33 (pin)  
 nc ... 17,34(pin)

bit 7 6 5 4 3 2 1 0

\$a86001 port-A

2 4 6 8 1 1 1 1 (pin\_no.)  
0 2 4 6

\$a86003 port-B

1 3 5 7 9 1 1 1 (pin\_no.)  
1 3 5

\$a86005 port-C

1 2 2 2 2 3 3 (pin\_no.)  
8 0 2 4 6 8 0 2

\$a86007 control

## 12. Extended I/O function (in the monitor mode)

### i) EEPROM

Note: Wait 10msec or longer after one byte of data is written.

< EEPROM 16Kbits ( 2Kbytes )

\$a88001            lower\_byte only  
|  
\$a807ff

sega onisoft

#### 12. Extended I/O function (in the monitor mode)

### j)-1 History

- History can be read and written (history is suspended).

- 1) 1+4N word  
\$FFFF is set when history data is written.
  - 2) 2+4N word  
a23-a15 (access address), fc2-0, r/w, break, monitor
  - 3) 3+4N word  
a14-a1 (access address), uds, 1ds
  - 4) 4+4N word  
Data value that is read from or written in the access

**Notes:** To access history, always access the address for 32768-times history (8192 steps by 4). (32768 times or its multiple including read and write). If the number of items are not correct, operation stops.

<> cpu access history

\$a87800

1word address only

1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0  
5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

(bit)

$n=0$  1ffff

\$a87800

$\# b\ b\ f\ f\ r\ a\ a\ a\ a\ a\ a\ a$   
 $o\ r\ g\ o\ c\ c\ / 2\ 2\ 2\ 2\ 1\ 1\ 1\ 1\ 1\ 1$  (2nd,6th,10th, $\dots$ , $4n+2$  word)  
 $n\ k\ a\ 2\ 1\ 0\ w\ 3\ 2\ 1\ 0\ 9\ 8\ 7\ 6\ 5$

a a a a a a a a a a a a a a u l  
 1 1 1 1 1 0 0 0 0 0 0 0 0 d d (3rd,7th,11th,...,4n+3 word)  
 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

$\ddot{d} \ d \ d \ d \ d \ d \ d \ d \ d \ d \ d \ d \ d \ d \ d$   
 $\underline{1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0}$  (4th,8th,12th, $\dots$ , $4n+4$  word)  
 $5 \ 4 \ 3 \ 2 \ 1 \ 0 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$

**mon = 0** : monitor    Memory access while monitoring.  
**mon = 1** : emulate    Memory access while emulating.

**brk = 0** : break      Break conditions occur.  
**brk = 1** : no break   No break

## 12. Extended I/O function (in the monitor mode)

## j)-2 History

&lt; mode\_change timing &gt;

	start:	[power_on] or [break]
x n s		
x n s		
x n s		
x n s		
x n s	801058	MR 4E71 SP nop
x n s	XXXXXX	ME XXXX SD xxxx
x n s	80105A	MR 4E71 SP nop
x n s	XXXXXX	ME XXXX SD xxxx
x n s	80105C	MR 33C0 SP move d0,\$xxxxxx
x n s	80105E	MR 00A8 SP -----,\$a8xxxx
x n s	801060	MR 1000 SP -----1000
x n s	801062	MR 4E73 SP rte
x n s	A81000	MW FFFF SD ** (write data to \$a81000)
x n s	801064	MR XXXX SP (prog. pre fetch)
x n s	FFFFF6	MR 2000 SD
x n s	FFFFF8	MR 00FF SD
x n s	FFFFFA	MR 8000 SD
x H e	FF8000	MR 341A SP (flip_mode to EMULATE)
x H e	FF8002	MR 51C9 SP
x H e		
x H e		
B H e		
B H e	XXXXXX	MW XXXX SD
B H e	fffffe	MR FFFF IA
x n s	XXXXXX	MW XXXX SD (flip_mode to MONITOR)
x n s	XXXXXX	MW XXXX SD
x n s	XXXXXX	MR XXXX SP

m=monitor\_mode  
 e=emulate\_mode  
 H=history\_on  
 n=no\_history  
 B=break\_occur  
 x=no\_break

;Monitor status  
 ;Emulating status  
 ;History in operation  
 ;History suspended  
 ;break conditions occur

write pc.low  
 interrupt\_acknowledge  
 write sr  
 write pc.high  
 new pc.address

cmd.[ to EMULATE ]  
 wrt.[ to EMULATE ]  
 read sr  
 read pc. high  
 read pc. low  
 exe.[ to EMULATE ]

## 13. Operation with ICE

## a-1) Connection

Carefully insert the ICE probe facing the 68000 socket (IC16). Connect the ZAX's pins (CN16 near SW\_1) to the external ICE break pins. (The leftmost pin of the ZAX's pins is connected to ground; the rightmost pin of the external ICE break pins is to ground.)

Connect the printer cable to the main unit and CN21.

Connect JOY-PAD to CN4 and CN5.

Connect the video cable to the TV and CN9.

Connect the power line cord.

Connect to the front power supply of the cartridge when the cartridge is used.

## a-2) Switch

SW4(dip\_sw1)  
SW5(dip\_sw2)  
SW6(dip\_sw3)  
SW7(dip\_sw4)

Set it to the required position.  
Set it to the required position.  
Turn it off.  
Turn it on.

\*The SRAM mode is set.

## b-1) ICE macros

macro ram  
MA 0A82000,0A87FFF=US  
E/N 0A87000=0f  
MA 0A82000,0A87FFF=NO

\*The cartridge mode is set.

macro rom  
MA 0A82000,0A82FFF=US  
E/N/b 0A82001=16  
MA 0A82000,0A82FFF=NO

\*The SRAM can be read and written.

macro rw  
MA 0A87000,0A87FFF=US  
E/N 0A87000=1f  
MA 0A87000,0A87FFF=NO

\*The SRAM can only be read.

macro ro  
MA 0A87000,0A87FFF=US  
E/N 0A87000=0f  
MA 0A87000,0A87FFF=NO

## b-2) How to set external breaks

ev adchk EXT=L0

\*The required event is set up.

b adchk

\*The required break point is set up.

Sega Onisoft

Sega

Mega Drive Loader  
HANDLING MANUAL

SegaSoft

SEGA ENTERPRISES, LTD.

## Contents

§1	Outline .....	1
§2	How to use the loader .....	1
§3	Required files .....	1
§4	Trouble with downloading .....	2
§5	Description of the registers of the loader .....	2
§6	Loader circuit drawing .....	3

Appendix 1 (sample program for sending data)

Appendix 2 (sample program for receiving data)


Appendix 3 (macros for ZaX's ERX)

sega

zisoft

## § 1 Outline

The loader serves to download program files to the MEGA DRIVE from the printer board (complying with Centronics) of the host computer. Since the loader is completely programmable, any computer having the printer board can be used regardless of the computer model.



To simplify the description below, this manual assumes that MS-DOS (PC-9801 series and PC-286 series) is used.

## § 2 How to use the loader

- ① Start up MS-DOS and copy the files (ICD\_BLK.COM and LD.S28)\*¹ onto the system disk.
- ② Set up the ICE, loader, cables, etc., and turn on the power.
- ③ Start up the ICE, and download LD.S28 by using the download function, etc. implemented in the ICE.
- ④ Exit the ICE while LD.S28 is running.
- ⑤ Output the files, which must be downloaded, to the printer port using ICD\_LDR.COM.
- ⑥ Start up the ICE, and stop LD.S28.

The downloading of the program files is completed at this point.

\*¹... Refer to 'Required files' in § 3.

## § 3 Required files

Two files are required : ICD\_LDR.COM and LD.S28

ICD\_LDR.COM is a program for outputting program files to the printer port, and can send data much faster than COPY does.

To execute this function, type:

A>ICD\_LDR filename.Exe ↵

Operation returns to MS-DOS upon completion of outputting.\*²

LD.S28 is the receiver program whose start address is \$FF0000. This program file is made by linking the program shown in appendix 2 to the assembler (based on the Motorola S format).

\*²... Refer to 'Trouble with downloading' in § 4.

## § 4. Trouble with downloading

When trouble occurs in downloading, check the followings and perform the suggestions described below.

- ① Data is not properly loaded.
  - The printer cable is not properly connected.  
→ Connect the printer cable properly.
  - The destination memory for downloading has been set to 'read only' in the board side.  
→ Set it to 'read/write'.
- ② The host computer hangs up.\*<sup>3</sup>
  - Break points have been set up in the destination memory for downloading.  
→ Remove the break points.
  - The destination memory for downloading has been set to 'read only' by the mapping command.  
→ Set it to 'read/write'.

\*<sup>3</sup>...When the host computer hangs up, hold down the reset switch on the loader and press the stop key on the host computer.

## § 5. Description of the registers of the loader

### ◎ \$A10007 : Extended control pin data register

For read

X	X	X	STB	D3	D2	D1	D0
---	---	---	-----	----	----	----	----

For write

0	SEL	G	0	0	0	0	0
---	-----	---	---	---	---	---	---

### ◎ \$A1000D : Extended control pin command register

Write only


0	SEL	G	0	0	0	0	0
---	-----	---	---	---	---	---	---

Refer to the MD software manual for the specifications on the above registers. The operational procedures are only described in this document.

- ① Write \$60 in address \$A1000D first, and set T<sub>R</sub> and T<sub>H</sub> to 'output'.
- ② Write \$00 in \$A10007.
- ③ Write \$40 in \$A10007.
- ④ Check bit 4 in \$A10007 repeatedly until it becomes 0.
- ⑤ Read bits 0 to 3 in \$A10007 (lower 4-bits).
- ⑥ Write \$00 in \$A10007.
- ⑦ Read bits 0 to 3 in \$A10007 (higher 4-bits)
- ⑧ Repeat steps ③ to ⑦.

\*\*\*\* Care is required for bit 6 in \$A1000D, since this is used for the reset judgement.

## § 6. Loader circuit drawing



\*\* A 0.22μF axial capacitor is connected to almost every IC.

## Appendix 1

MD sample program for sending data (PC-9801 and PC-286 series with MS-DOS)

```

; ERX-318 file loader Ver. 01.02
; 1987.04.24 : m.kobayashi
; 1988.12.09 : m.kobayashi
; 1989.04.14 : Y.Sake
; (for MEGA DRIVE)

=-0001      true    equ   -1
= 0000       false   equ   0

=-0001      debug   =     true
;debug      ;debug  =     false

= 000E       p_stb  =     0eh  ; for W
;p_stb      ;p_stb  =     04h  ; for XA/XC

0000         cseg    segment
              assume cs:cseg,ds:cseg,es:cseg

0080         cmdln  org   80h
0080         db     128 dup (?) ; ??]

0100         ; entry:
0100         org   100h
0100         FA
0101         E9 03F7 R
0104         0D 0A 24
0107         82 CC 83 8D 81 5B
0107         83 68 82 F0 8F 49
0107         97 89 82 B5 82 DC
0107         82 B5 82 BD 24
011E         83 70 83 89 83 81
011E         81 5B 83 5E 82 C9
011E         8C 8B 82 E3 82 AA
011E         82 A0 82 E8 82 DC
011E         82 B7 24
0139         83 41 83 4E 83 56
0139         83 87 83 93 81 45
0139         83 52 81 5B 83 68
0139         82 AA 96 83 8C F8
0139         82 C5 82 B7 24
0156         83 74 83 40 83 43
0156         83 8B 82 AA 8C A9
0156         82 C2 82 A9 82 E8
0156         82 DC 82 B9 82 F1
24

```

; di = disable interrupt

; msg\_error\_01: db 'アクション・コードが無効です\$'  
[Invalid action code\$]

; msg\_error\_02: db 'ファイルが見つかりません\$'  
[File not found\$]

016F	83 70 83 58 82 AA 8C A9 82 C2 82 A9 82 E8 82 DC 82 B9 82 F1 24	msg_error_03: db	'バスが見つかりません'\$ [Bus not found\$]
0184	83 49 81 5B 83 76 83 93 82 B3 82 EA 82 C4 82 A2 82 E9 83 74 83 40 83 43 83 88 82 AA 91 BD 82 B7 82 AC 82 DC 82 B7 24	msg_error_04: db	'オープンされているファイルが多すぎます'\$ [Too many open files\$]
01AB	83 41 83 4E 83 5A 83 58 82 AA 94 DB 92 E8 82 B3 82 EA 82 DC 82 B5 82 BD 24	msg_error_05: db	'アクセスが否定されました'\$ [Access denied\$]
01C4	83 49 81 5B 83 76 83 93 82 B3 82 EA 82 C4 82 A2 82 C8 82 A2 83 6E 83 93 83 68 83 88 82 AA 8E 67 97 70 82 B3 82 EA 82 DC 82 B5 82 BD 24	msg_error_06: db	'オープンされていないハンドルが使用されました'\$ [Unopened handle was used\$]
01F1	83 81 83 82 83 8A 93 E0 82 CC 83 66 81 5B 83 5E 82 AA 94 6A 89 F3 82 B3 82 EA 82 C4 82 A2 82 DC 82 B7 24	msg_error_07: db	'メモリ内のデータが破壊されています'\$ [Data in memory was destroyed\$]
0214	83 81 83 82 83 8A 82 AA 91 AB 82 E8 82 DC 82 B9 82 F1 24	msg_error_08: db	'メモリが足りません'\$ [Insufficient memory space\$]
0227	8E 77 92 E8 82 B3 82 EA 82 BD 83 75 83 8D 83 62 83 4E 82 CD 89 F0 95 FA 82 C5 82 AB 82 DC 82 B9 82 F1 24	msg_error_09: db	'指定されたブロックは解放できません'\$ [Specified block cannot be released\$]
024A	8E 77 92 E8 82 B3 82 EA 82 BD 8A C2 88 AB 83 58 83 67 83 8A 83 93 83 4F 82 AA 92 B7 82 B7 82 AC 82 DC 82 B7 24	msg_error_10: db	'指定された環境ストリングが長すぎます'\$ [Too long environment string was specified\$]
026F	82 64 82 77 82 64 83 74 83 40 83 43 83 BB 82 CC 8F EE 95 F1 82 AA 95 73 90 B3 82 C5 82 B7 24	msg_error_11: db	'EXEファイルの情報が不正です'\$ [Illegal information on EXE file\$]
-028E	83 41 83 4E 83 5A 83 58 81 45 83 52 81 5B 83 68 82 AA	msg_error_12: db	'アクセス・コードが無効です'\$ [Invalid access code\$]

96 B3 8C F8 82 C5 82 B7 24		
02A9 83 66 81 5B 83 5E 82 AA 96 B3 8C F8 82 C5 82 B7 24	msg_error_13: db	'データが無効です\$' [Invalid data\$]
02BA 83 68 83 89 83 43 83 75 8E 77 92 E8 82 AA 96 B3 8C F8 82 C5 82 B7 24	msg_error_15: db	'ドライブ指定が無効です\$' [Invalid drive assignment\$]
02D1 83 4A 83 8C 83 93 83 67 81 45 83 66 83 42 83 8C 83 4E 83 67 83 8A 82 CD 80 ED 8F 9C 82 C5 82 AB 82 DC 82 B9 82 F1 24	msg_error_16: db	'カレント・ディレクトリは削除できません\$' [Current drive cannot be deleted\$]
02F8 88 D9 82 C8 82 C1 82 BD 91 95 92 75 82 CC 83 70 83 58 82 AA 8E 77 92 E8 82 B3 82 EA 82 DC 82 B5 82 BD 24	msg_error_17: db	'異なる装置のバスが指定されました\$' [Different drive path was specified\$]
031B 82 B1 82 EA 88 C8 8F E3 83 74 83 40 83 43 83 8B 82 AA 91 B6 80 DD 82 B5 82 DC 82 B9 82 F1 24	msg_error_18: db	'これ以上ファイルが存在しません\$' [No more files exist\$]
033A 00	;	
033B 00	\$033d: db	0
033C 00	\$033e: db	0
033D 43 4F 4E	\$033f: db	0
0340 41 55 58	;	
0343	devcon:	db 'CON'
0343	devaux:	db 'AUX'
0343	;	
0343	errtbl:	dw
0345 0139 R	msg_error_01	
0345 0156 R	dw	msg_error_02
0347 016F R	dw	msg_error_03
0349 0184 R	dw	msg_error_04
034B 01AB R	dw	msg_error_05
034D 01C4 R	dw	msg_error_06
034F 01F1 R	dw	msg_error_07
0351 0214 R	dw	msg_error_08
0353 0227 R	dw	msg_error_09
0355 024A R	dw	msg_error_10
0357 026F R	dw	msg_error_11
0359 028E R	dw	msg_error_12
035B 02A9 R	dw	msg_error_13
035D 0000	dw	0
035F 02B4 R	dw	msg_error_15
0361 02D1 R	dw	msg_error_16
0363 02F8 R	dw	msg_error_17
0365 031B R	dw	msg_error_18

0367 FFFF	\$036a:	dw -1
0369 0000	\$036c:	dw 0
036B 0000	\$036e:	dw 0
036D 0000	\$0370:	dw 0
036F UUUU	\$0372:	dw 0
0371 0000	\$0374:	dw 0
0373 0000	\$0376:	dw 0
0375 0000	\$0378:	dw 0
	:	
0377 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
0387 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
0397 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
03A7 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
03B7 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
03C7 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
03D7 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
03E7 0000 0000 0000		dw 0,0,0,0,0,0,0,0
0000 0000 0000 0000		
	:	
03F7	main:	
03F7 BC 03F7 R	mov sp, offset main	
03FA BB 05B4 R	mov bx, offset bottom	
03FD 83 C3 0F	add bx, 15	
0400 B1 04	mov cl, 04h	
0402 D3 EB	shr bx, cl	
0404 B4 4A	mov ah, 4ah	
0406 CD 21	int 21h	
0408 73 03	jnb \$0410	
040A E9 0549 R	jmp \$05c0	
040B		
040D BB 1000	mov bx, 1000h	
0410 B4 48	mov ah, 48h	
0412 CD 21	int 21h	
0414 73 13	jnb \$042c	
0416 0B DB	or bx, bx	
0418 75 03	jnz \$0420	
041A E9 0549 R	jmp \$05c0	
041B		
041D B4 48	mov ah, 48h	
041F CD 21	int 21h	
	:	
0421 B1 04		
0423 D3 E3	mov cl, 4	
0425 89 1E 0367 R	shl bx, cl	
0429	mov word ptr \$036a, bx	
0429 A3 0369 R		
-042C BE 0081 R	mov word ptr \$036c, ax	
042F E8 0566 R	mov si, offset cmdln[1]	
0432 89 1E 036B R	call \$05df	
	mov word ptr \$036e, bx	

0436 72 44		jb \$0467
0438 E8 059B R		call \$060e
0438 F3 3F		jnb \$0467
043D E9 0555 R		jmp \$05cc
0440	msg_not_ready:	
0440 82 68 82 62 82 63		db ' ICD側の用意が出来ていません' ,07,'\$'
91 A4 82 CC 97 70		[Not ready ICD]
88 D3 82 AA 8F 6F		
97 88 82 C4 82 A2		
82 DC 82 B9 82 F1		
07 24		
0460	msg_ready:	
0460 0D 1B 5B 4B 0D 24		db 13,27,'[K',13,'\$'
0466	msg_about:	
0466 0D 0A 93 5D 91 97		db 13,10,'転送を中止しました' ,07,'\$'
82 F0 92 86 8E 7E		[Stop transfer]
82 B5 82 DC 82 B5		
82 BD 07 24		
047C	\$0467:	
047C E4 42		in al,42h
047E A8 04		test al,4
0480 75 1B		jnz p_skip
0482 BA 0440 R		mov dx,offset msg_not_ready
0485 B4 09		ah,09h
0487 CD 21		21h
0489	p_loop:	
0489 B4 06		mov ah,06h
048B B2 FF		mov dl,0ffh
048D CD 21		int 21h
048F 75 1D		jnz k_check
0491 E4 42		in al,42h
0493 A8 04		test al,4
0495 74 F2		jz p_loop
0497 BA 0460 R		mov dx,offset msg_ready
049A E8 055A R		call \$05d1
049D B8 3000		mov ax,3d00h
04A0 8B 16 036B R		mov dx,word ptr \$036e
04A4 CD 21		int 21h
04A6 A3 036F R		mov word ptr \$0372,ax
04A9 73 0D		jnb \$04e6
04AB E9 0549 R		jmp \$05c0
04AE 3C 03		cmp al,3
04B0 75 D7		jnz p_loop
04B2 BA 0466 R		mov dx,offset msg_about
04B5 E9 0541 R		jmp \$05bb
04B8	\$04e6:	
04B8 B4 3F		mov ah,3fh
04BA 33 D2		xor dx,dx

04BC 8B 0E 0367 R  
 04C0 8B 1E 036F R  
 04C4 1E  
 04C5 8E 1E 0369 R  
 04C9 CD 21  
 04CB 1F  
 04CC 73 03  
 04CE EB 79 90  
 04D1  
 04D1 0B C0  
 04D3 75 0A  
 04D5 C6 06 033A R FF  
 04DA A3 0371 R  
 04DD EB 2B  
 04DF  
 04DF 8B C8  
 04E1 1E  
 04E2 8E 1E 0369 R  
 04E6 2E: 3B 06 0367 R  
 04EB 74 06  
 04ED 8B F0  
 04EF C6 04 1A  
 04F2 41  
 04F3  
 04F3 33 F6  
 04F5  
 04F5 AC  
 04F6 3C 1A  
 04F8 74 04  
 04FA E2 F9  
 04FC EB 07  
 04FE  
 04FE 2E: C6 06 033A R FF  
 0504 4E  
 0505  
 0505 1F  
 0506 89 36 0371 R  
 050A  
 050A 8B 0E 0371 R  
 050E E3 1D  
 0510 1E  
 0511 8E 1E 0369 R  
 0515 33 F6  
 0517  
 0517 E4 42  
 0519 AB 04  
 051B 74 FA  
 051D AC  
 051E E6 40  
 0520 B0 0E  
 0522 E6 46  
 0524 FE C0  
 0526 E6 46

mov cx,word ptr \$036a  
 mov bx,word ptr \$0372  
 push ds  
 mov ds,word ptr \$036c  
 int 21h  
 pop ds  
 jnb \$052b  
 jmp \$05c0

\$052b:  
 or ax,ax  
 jnz \$0539  
 mov byte ptr \$033d,0ffh  
 mov word ptr \$0374,ax  
 jmp short \$056b

\$0539:  
 mov cx,ax  
 push ds  
 mov ds,word ptr \$036c  
 cmp ax,cs:word ptr \$036a  
 jz \$0555  
 mov si,ax  
 mov byte ptr [si],1ah  
 inc cx  
 xor si,si

\$0555:  
 lodsb  
 cmp al,1ah  
 jz \$0560  
 loop \$0557  
 jmp short \$0566

\$0557:  
 mov byte ptr cs:\$033d,0ffh  
 si  
 dec si  
 pop ds  
 mov word ptr \$0374,si  
 mov cx,word ptr \$0374  
 jcxz \$058c

\$0560:  
 push ds  
 mov ds,word ptr \$036c  
 xor si,si

\$0566:  
 in al,42h  
 test al,4  
 jz \$057f  
 lodsb  
 out 40h,al  
 mov al,offset p\_stb ; di = disable interrupt

\$0568:  
 ;cli  
 out 46h,al  
 inc al  
 out 46h,al  
 ;sti ; ei = enable interrupt

\$057f:

0528	E2 ED		loop	\$057f
052A	1F		pop	ds
052B	EB 00		jmp	short \$05ae
052D		\$058c:		
052D		\$05ae:		
052D	80 3E 033A R 00		cmp	byte ptr \$033d,0
0532	75 02		jnz	\$05b8
0534	EB 82		jmp	\$04e6
0536		\$05b8:		
0536	8B 16 036B R		mov	dx,word ptr \$036e
053A	B4 09		mov	ah,09h
053C	CD 21		int	21h
053E	BA 0107 R		mov	dx,offset msg_comp
0541		\$05bb:		
0541	E8 055A R		call	\$05d1
0544	FB		sti	
0545	B4 4C		;int	20h
0547	CD 21		mov	ah,04ch
0549		\$05c0:		int
0549	BB 0343 R		bx,offset errtb1	
054C	48		dec	
054D	D1 E0		shl	ax,1
054F	03 D8		add	bx,ax
0551	88 17		mov	dx,[bx]
0553	EB EC		jmp	\$05bb
0555		\$05cc:		
0555	BA 011E R		mov	dx,offset msg_fail
0558	EB E7		jmp	\$05bb
055A		\$05d1:		
055A	B4 09		mov	ah,09h
055C	CD 21		int	21h
055E	BA 0104 R		mov	dx,offset msg_crlf
0561	B4 09		mov	ah,09h
0563	CD 21		int	21h
0565	C3		ret	
0566				
0566	E8 05AF R		call	\$0622
0569	8B DE		mov	bx,si
0568				
0568	AC		lodsb	
056C	3C 61		cmp	al,'a'
056E	72 08		jb	\$05f2
0570	3C 7A		cmp	al,'z'
0572	77 05		ja	\$05f2
0574	2C 20		sub	al,20h
0576	8B 44 FF		mov	[si-1],al
0579				
0579	3C 0D		cmp	al,0dh
057B	74 15		jz	\$0608
057D	3C 20		cmp	al,' '
057F	74 08		jz	\$0602
0581	3C 09		cmp	al,9
0583	74 04		jz	\$0602
0585	3C 30		cmp	al,'='
0587	75 E2		jnz	\$05e4

; ei = enable interrupt

; return command.com

0589		\$0602:	
0589 C6 44 FF 00			mov byte ptr [si-1],0
058D C6 04 24			mov byte ptr [si],'\$'
0590 F8			clc
0591 C3			ret
0592		\$0608:	
0592 C6 44 FF 00			mov byte ptr [si-1],0
0596 C6 04 24			mov byte ptr [si],'\$'
0599 F9			stc
059A C3			ret
059B		\$060e:	
059B E8 05AF R			call \$0622
059E		\$0611:	
059E AC			lodsb
059F 3C 0D			cmp al,0dh
05A1 74 0A			jz \$0620
05A3 3C 20			cmp al,' '
05A5 74 F7			jz \$0611
05A7 3C 09			cmp al,9
05A9 74 F3			jz \$0611
05AB F9			stc
05AC C3			ret
05AD		\$0620:	
05AD F8			clc
05AE C3			ret
05AF		\$0622:	
05AF E8 059E R			call \$0611
05B2 4E			dec si
05B3 C3			ret
05B4		bottom:	
			cseg
			ends
			end

entry

sega

zisoft

## Appendix 2

```

1 ****
2 * Loader Program s28 & s37
3 * Programmed By Y. Sake 27.Feb.1989
4 ****
5
6 00FF0000      org    $ff0000
7 00A1 0007      equ    $a10007
8 00A1 000D      equ    $a1000d
9 0000 0004      stb
10 0000 0020     g      equ    $20
11 0000 0040     sel
12 0000 0000     s2_format equ    0
13 FFFF FFFF     s3_format equ    -1
14
15 00FF0000 41F9 00A1 0007
16 00FF0006 43F9 00A1 000D
17 00FF000C 12BC 0060
18 00FF0010 10BC 0000
19 00FF0014 10BC 0040
20
21 ;take character 'S'
22 00FF0018      start:
23 00FF0018 0810 0004
24 00FF001C 66FA
25
26 00FF001E 1010
27 00FF0020 10BC 0000
28 00FF0024 1210
29 00FF0026 10BC 0040
30 00FF002A 0200 000F
31 00FF002E E909
32 00FF0030 8200
33 00FF0032 0C01 0053
34 00FF0036 66E0
35
36 ;take character '2'
37 00FF0038      ?loop:
38 00FF0038 0810 0004
39 00FF003C 66FA
40
41 00FF003E 1010
42 00FF0040 10BC 0000
43 00FF0044 1210
44 00FF0046 10BC 0040
45 00FF004A 0200 000F
46 00FF004E E909
47 00FF0050 8200
48 00FF0052 0C01 0032
49 00FF0056 6604

```

; b5 & b6 set output

;take character 'S'

start:

btst.b #stb,(a0)

bne.b start

move.b (a0),d0

move.b #0,(a0)

move.b (a0),d1

move.b #sel,(a0)

and.b #\$0f,d0

lsl.b #4,d1

or.b d0,d1

cmp.b #'S',d1

bne.b start

;take character '2'

?loop:

btst.b #stb,(a0)

bne.b ?loop

move.b (a0),d0

move.b #0,(a0)

move.b (a0),d1

move.b #sel,(a0)

and.b #\$0f,d0

lsl.b #4,d1

or.b d0,d1

cmp.b #'2',d1

bne.b ?s3\_check

```

50
51 00FF0058 7800           moveq.1 #s2_format,d4
52 00FF005A 6008           bra.b   take_data_wide
53
54 00FF005C
55 00FF005C 0C01 0033       ?s3_check:
56 00FF0060 66B6           cmp.b   #'3',d1
57                                         bne.b   start
58 00FF0062 78FF           moveq.1 #s3_format,d4
59
60                                         ;take data wide
61 00FF0064
62 00FF0064 7A01           take_data_wide:
63 00FF0066
64 00FF0066 E90F           moveq.1 #2-1,d5
65 00FF0068
66 00FF0068 0810 0004       take_wide:
67 00FF006C 66FA           1s1.b   $4,d7
68
69 00FF006E 1010           ?loop:
70 00FF0070 10BC 0000       btst.b #stb,(a0)
71 00FF0074 1210           bne.b   ?loop
72 00FF0076 108C 0040       move.b (a0),d0
73 00FF007A 0200 000F       move.b #0,(a0)
74 00FF007E E909           move.b (a0),d1
75 00FF0080 8200           move.b $sel,(a0)
76 00FF0082 0401 0030       and.b   #$0f,d0
77 00FF0086 0C01 0009       1s1.b   #d,d1
78 00FF008A 6302           or.b    d0,d1
79                                         sub.b   #'0',d1
80 00FF008C 5F01           cmp.b   #9,d1
81 00FF008E
82 00FF008E 8E01           b1s.b   ?jump
83 00FF0090 51CD FFD4       sub.b   $7,d1
84
85 00FF0094 0C04 0000       ?jump:
86 00FF0098 6706           or.b    d1,d7
87                                         dbra   d5,take_wide
88 00FF009A 5B07           cmp.b   #s2_format,d4
89 00FF009C 7A07           beq.b   take_address_s2
90 00FF009E 6004           subq.b #5,d7
91                                         moveq.1 #8-1,d5
92                                         bra.b   take_address_s3
93 00FF00A0 5907           take_address_s2:
94 00FF00A0
95 00FF00A2 7A05           subq.b #4,d7
96                                         moveq.1 #6-1,d5
97 00FF00A4
98 00FF00A4
99 00FF00A4 E98E           take_address_s3:
100 00FF00A4
101 00FF00A6 0810 0004       take_adrs:
102 00FF00AA 66FA           1s1.l   #4,d6
103
104 00FF00AC 1010           ?loop:
105 00FF00AE 10BC 0000       btst.b #stb,(a0)
106 00FF00B2 1210           bne.b   ?loop
                                         move.b (a0),d0
                                         move.b #0,(a0)
                                         move.b (a0),d1

```

107	00FF00B4	10BC 0040	move.b #sel,(a0)
108	00FF00B8	0200 000F	and.b #\$0f,d0
109	00FF00BC	E909	lsl.b #4,d1
110	00FF00BE	8200	or.b d0,d1
111	00FF00C0	0401 0030	sub.b #'0',d1
112	00FF00C4	0C01 0009	cmp.b #9,d1
113	00FF00C8	6302	bls.b ?jump
114			
115	00FF00CA	5F01	sub.b #7,d1
116	00FF00CC		
117	00FF00CC	8C01	or.b d1,d6
118	00FF00CE	51CD FFD4	dbra d5,take_adrs
119			
120	00FF00D2	2446	move.l d6,a2
121			
122	00FF00D4		:take_data
123	00FF00D4	7A01	take_data:
124	00FF00D6		
125	00FF00D6		take_digit:
126	00FF00D6	E90E	
127	00FF00D8		?loop:
128	00FF00D8	0810 0004	moveq.l #2-1,d5
129	00FF00DC	66FA	lsl.b #4,d6
130			btst.b #stb,(a0)
131	00FF00DE	1010	bne.b ?loop
132	00FF00E0	10BC 0000	move.b (a0),d0
133	00FF00E4	1210	move.b #0,(a0)
134	00FF00E6	10BC 0040	move.b (a0),d1
135	00FF00EA	0200 000F	move.b #sel,(a0)
136	00FF00EE	E909	and.b #\$0f,d0
137	00FF00F0	8200	lsl.b #4,d1
138	00FF00F2	0401 0030	or.b d0,d1
139	00FF00F6	0C01 0009	sub.b #'0',d1
140	00FF00FA	6302	cmp.b #9,d1
141			bls.b ?jump
142	00FF00FC	5F01	sub.b #7,d1
143	00FF00FE		
144	00FF00FE	8C01	or.b d1,d6
145	00FF0100	51CD FFD4	dbra d5,take_digit
146			
147	00FF0104	1406	move.b d6,(a2)+
148	00FF0106	5307	subq.b #1,d7
149	00FF0108	66CA	bne.b take_data
150			
151	00FF010A	6000 FF0C	bra.w start
152			
153	00FF010E		end

Appendix 3  
ZAX ERX-318 MACRO

```
MACRO LD
ECHO KILL
LET @1=MB(0A1000D)
L LD.S28
R RES
R SSP=0
B *=OFF
G OFF0000
EXEC ICD_LDR %1.S28
STOP
E/B/N 0A1000D=@1
```

sega onsoft

MD Manual END

----- Contents -----

- 1.GNESIS outline of development tools
- 2.GENESIS software development environments
- 3.Notes on the development 8M D-RAM board
- 4.1M RAM/4M ROM board Documentation
- 5.GENESIS ROM board specifications
6. SUPER MEGA DRIVE
7. MEGA DRIVE LOADER

Sega Ozisoft

## GENESIS/OUTLINE OF DEVELOPMENT TOOLS

### 1) SUPER MEGA DRIVE

MEGA DRIVE(GENESIS) software development target. No loader and no RAM board are required. Various functions are implemented.

Supplied components: Specifications, power supply, ICE cable, break cable and loader program

### 2) 1M RAM/4M ROM board

1Mbit RAM + 4Mbit ROM + 64Kbit Backup RAM

It can be used for carious purposes including sound tools

Supplied component: Specification

### 3) 4M ROM board A

Test ROM board. The selection of ROM types and ROM capacities can be done by using the jumpers on the back side.

Supplied component: Specification

### 4) 8M ROM board 64

Test ROM board. The selection of ROM types and ROM capacities can be done by using the dip switches. The 64K bit Backup RAM is implemented.

Supplied component: Specification

### 5) 8M ROM board 256

Test ROM board. The selection of ROM tyeps and ROM capacities can be done by using the dipswitches. The 256Kbit Backup RAM is implemented.

Supplied component: Specification

### 6) 8Mbit D-RAM board

This board is required when the marketed MEGA DRIVE is targeted; it is not required when the SUPER MEGA DRIVE is used.

### 7) ICE adaptor

This adaptor is used between the ZAX's ICE and the marketed MEGA DRIVE. This is used to reduce ICE noises (However, we cannot guarantee the proper operation of ICES other than the ZAX ICE).


### 8) Loader

This board is used to down-load files from the printer port of the host computer to the MEGA DRIVE at a fast rate. This is not required when the SUPER MEGA DRIVE is used.

Supplied component: Specifications and sample software.

## GENESIS software development environments (reference)

### Construction example <1>



#### A) Host computer

There are no specified models.

#### B) ICE..The system may not work because of mismatch with the GENESIS.


ZAX's ICE.... No problem. However, it needs to be specified that it is used for the GENESIS development purpose, when it is purchased.

Other ICEs... Unknown since SEGA has not checked them yet. SEGA cannot localize the problem if they do not work without any abnormality on the RAM board and GENESIS. Please ask the dealer of your ICE to localize the problem.

#### C) Marketed GENESIS... The following modifications are required.

- \* To insert an ICE probe, the CPU should be mounted on a socket.
- \* The modifications shown in figure 1 have to be made, since it is very sensitive to noises from the ICE and the power supply. It needs to be operated under the good power line environments by, for example, not putting many loads on one electric outlet, not installing large electric machines nearby, and applying a noise filter to the power supply.
- \* The 8M-DRAM board and Loader is also required (option).

### Construction example <2>




#### A) There are no specified models.

#### B) There are no specified models, since mismatch never occurs.

#### C) No modifications are required. No D-RAM board and loader is required.

Construction example <3>



A) There are no specified models.

B) No modifications are required. However, the software for controlling SMD needs to be developed.

sega

ONSOFT  
- END -----

## Notes on the development 8M D-RAM board

The development D-RAM board contains:

The D-RAM area in \$00000 to \$0FFFFF

The S-RAM area on the low-byte side of \$200000 to \$203FFF.

### \*\* How to use

- Immediately after power-on:

Write 0100H at \$A11000;

Write 0001H at \$A130F0;

Then the D-RAM board becomes ready to start (green lights).

- During operation:

Write 0003H at \$A130F0;

Then the D-RAM becomes a read-only memory (red lights indicating write disable); or

Write 0001H at \$A130F0;

Then the D-RAM becomes read/write enabled.

### Notes:

When the "NO\_MEMORY ACCESS" break occurs from the ICE,

do "MA 0A13000,0A13FFF=US", and follow the operational procedures.


Then write 0003H at \$A130F0 before performing the emulation with the ICE,  
do "MA 0A13000, 0A13FFF=NO" to completely protect the D-RAM, and perform  
the emulations of "r reset" and "go"

Value at \$A130F0	MAPPING	WRITE PROTECT
0 Green=off, Red=odd	\$400000 - \$4FFFFF (D-RAM) \$600000 - \$603FFF (S-RAM)	OFF
1 Green=on, Red=off	\$000000 - \$0FFFFF (D-RAM) \$200000 - \$203FFF (S-RAM)	OFF
2 Green=off, Red=on	\$400000 - \$4FFFFF (D-RAM) \$200000 - \$203FFF (S-RAM)	ON (ROM mode) OFF
3 Green=on, Red=on	\$000000 - \$0FFFFF (D-RAM) \$200000 - \$203FFF (S-RAM)	ON (ROM mode) OFF

### Notes:

The S-RAM comprises odd addresses of \$XX0000 - \$XX3FFF.

When mapping is changed to \$400000 - \$4FFFFF, general cartridges which can be used as the extended RAM space with FDD in use should be developed with \$A130F0 = 1,3.




① ROM-size is 80000H(512KBYTE)

② RAM-size is 20000H(128KBYTE)



The rotary switch is used to select the address used in RAM.  
(if RAM overlaps the memory in ROM. RAM memory will take priority)  
RAM data will save to backup-Ram

③ Rotary switch and RAM address

SW0	00000H-1FFFFH
1	08000H-27FFFH
2	10000H-27FFFH
3	18000H-37FFFH
4	20000H-3FFFH
5	28000H-47FFFH
6	30000H-4FFFFH
7	38000H-57FFFH
8	40000H-5FFFFH
9	48000H-57FFFH
A	50000H-6FFFFH
B	58000H-77FFFH
C	60000H-7FFFFH
D	68000H-7FFFFH
E	70000H-7FFFFH
F	20000H-21FFFFH



④ RAM address is selected by rotary switch.



⑤ Control port(A130EOH-WORD)

(1) Set write-protection to RAM

B I T 4 = 0 You cannot W R I T E  
B I T 4 = 1 You can W R I T E

(2) Indication of Bank-address


By setting '1' to bit0-3, you can indicate the bank-address at last word of each of the four RAMs.

If you are indicating the bank-address, you cannot write data at last word of RAM.

And the bank-address was indicated at bit15 to bit23.

Correspondence

Bit 0 ----- RAM 0  
Bit 1 ----- RAM 1  
Bit 2 ----- RAM 2  
Bit 3 ----- RAM 3



RAM AREA	F E							
Addrs BIT	A23	A22	A21	A20	A19	A18	A17	A16
DATA(BANK 3800H)	0	0	0	0	0	0	1	1


RAM AREA	F F							
Addrs BIT	A15	0	0	0	0	0	0	0
DATA(BANK 3800H)	1	0	0	0	0	0	0	0

(3)Reading the "control port"

By reading the "control port", you can check :

- 1)A state of Protection
- 2)A state of indication of bank-address
- 3)A state of rotary sw.

#### A 1 3 0 E O H      B I T    M A P



#### ⑥ D I P   S W I T C H

1	ON	OFF
2	2 MROM	1 MROM
3	Not JEDEC	J E D E C
4	Not used	Not used

Example:

NEC	2 7 C 1 0 0 0	:	OFF	1
	2 7 C 1 0 0 1	:	OFF	2
	2 7 C 2 0 0 1	:	ON	

--- E N D ---

## ROM BOARD SPECIFICATIONS

## 1.4M ROM BOARD

Basic construction of ROM size

- Four 1M EP-ROMs (4M bit)

However, the jumpers on the back side can change the setting.

- Four 2M EP-ROM (8M bit)

Basic construction of ROM type

- The ROM type is non-JEDEC (27C1000 for Fujitsu)

However, the jumpers on the back side can change the setting.

- The ROM type is JEDEC (27C1001 for Fujitsu)

① 1M EP-ROM of non-JEDEC type (initial setting)

J1, J3, J5 and J7 are connected. The others are all cut.


② 1M EP-ROM of JEDEC type

J1, J3, J6 and J8 are connected. The others are all cut.


③ 2M EP-ROM of JEDEC type

J2, J4, J6 and J8 are connected. The others are all cut.

Front



Back



## II.8M ROM board 64

### Basic construction


- With the 64k bit S-RAM
- Eight 1M EP-ROMs (8M bit)
- The ROM type is non-JEDEC (27C1000 for Fujitsu)

However, the dip switch can change the setting.

- Eight 2M EP-ROM (16M bit)
- The ROM type is JEDEC (27C1001 and 27C2001 for Fujitsu)

### Dip switch

1.....Backup RAM	On...Write Off..Protect
2.....On	
3.....ROM type	On...non-JEDEC Off..JEDEC
4.....ROM capacity	On...2M EP-ROM Off..1M EP-ROM



## II.8M ROM board 256

### Basic construction

- With the 256k bit S-RAM
- Eight 1M EP-ROMs (8M bit)
- The ROM type is non-JEDEC (27C1000 for Fujitsu)

However, the switch can change the setting.

- The ROM type is JEDEC.

Note: Unlike the 8M board 64, the 2M EP-ROM cannot be used.

### Switch

On....JEDEC      Off....non-JEDEC

- The configuration of the ROM on the board is the same as that of the 8M ROM board 64.

--- END ---

PROPERTY OF SEGA

1991/6/14

Master system ROM board specifications

Dip switch

I . 1M EP-ROM (non-JEDEC type only)


1 and 2..... On

The others are all off.

II . 512K EP-ROM

3 ..... On

The others are all off.



sega

The following is information for the Super Mega Drive development station. The NMI (green) button on the front panel must be configured before it will work.

This document contains information on setting up the NMI button.

sega onisoft

## Explanation for Dip Switch #4.

### I. Board Setting

Two settings exist: MEGA DRIVE setting and SUPER TARGET setting. They are switched by DIP SW4.

#### A) setting for MEGA DRIVE (DIP SW4=OFF)

Functions as a MEGA DRIVE

#### B) setting for SUPER TARGET (DIP SW4=ON)

Two modes exist: the EMULATE mode and the MONITOR mode.

- EMULATE mode

A GAME\_program for MEGA\_DRIVE is being executed.

- MONITOR mode

A GAME\_program for MEGA\_DRIVE is stopped and the debugging program put in the shadow ROM is executed.

When power is on, it is in the MONITOR mode.

To turn into the EMULATE mode, execute the following instructions:

```
nop  
nop  
move.w SR,-(A7)  
move.l PC,-(A7)  
move.w D7,$A81000  
rte
```

Above small program is very important, so type it exactly like this and execute it.

When EMULATE mode, those functions become available:

- break functions necessary as ICE:
  - 1) MEMORY SIZE.break function
  - 2) WRITE PROTECT.break function
  - 3) TIME OUT.break function
  - 4) SWITCH.break function (push SW3 "BREAK")
  - 5) ADDRESS CHECK.break function
  - 6) HARD BREAK.break function

The mode is changed to the MONITOR mode when any break happens.

When MONITOR mode,

- I/O etc. for development can be used.
- HISTORY function RAM can be READ/WRITE

## II. Extended I/O function (when MONITOR mode)

memory map control (memctrl):

mapping changes (SRAM mapping address can be changeable)

\$A82001

this bit is important!  
(write only)

7 6 5 4 3 2 1 0

| | | | | | +---map\_change switch "ctrgr" and "fdd" (valid when bit3=0)

| | | | | | bit0=1 -- ctrgr -> (fdd), fdd -> (ctrgr)

| | | | | | bit0=0 -- ctrgr -> ctrgr, fdd -> fdd

| | | | | |

| | | | | | +-----memory map control

| | | | | |

| | | | +-----valid when bit3=1. switch "ctrgr" and "fdd" depending on  
| | | | pin B32 of cartridge. (when pin B32=LOW it switches)

| | | |

| | | | +-----emulator mapping bit temporarily switch to EMULATE mode  
| | | | mapping

| | | |

| | +-----auto\_vector no\_BANK(0), auto\_vector BANK(1)  
| | auto\_vector address can be switched by BANK

| |

+-----auto\_vector BANK.page(vector bank change)  
switch vector\_address when auto\_vector BANK

## 12. 拡張 I/O 機能 (モニター mode 時)

## 12-a-1) memory map control (memctl)


マッピングの変更(SRAMのマッピング番地が変えられる)

## &lt;&gt; memory map control

```
$a82001      (write_only)
  7 6 5 4 3 2 1 0
    |----- map_change bit0=1 ctrg->(fdd), fdd->(ctrgr)
    |----- [ctrgr] と [fdd] の入れ替え(bit3=0の時有効)
    +----- memory map control
           マッピングの切り換え
    +----- bit3=1の時、カートリッジのpin.B32の状態で[ctrgr]と[fdd]を入れ替え。
           カートリッジのpin.B32=LOWの状態で[ctrgr]と[fdd]の入れ替え(bit0は:
    +----- emulator mapping bit
           MONITOR.mode内で、一時的にEMULATE.modeのマッピングにする
           *以上「12-a-2) memory map control」を参照
    +----- auto_vector no_BANK(0), auto_vector BANK(1)
           auto_vector の番地をBANKで切り換えられる
    +----- auto_vector BANK.page(vector bank change)
           auto_vector BANK時のvector_addressの切り換え
           *以上「12-a-3) memory map control」を参照
```

	BOOT	refer to
\$800000	+----+ rom	cartridge
\$880000	+----+ bram : (back_up)	fdd
\$8c0000	+----+ ram	boot_rom.emulation_ram & back_up_ram
\$900000	+----+ bram	emulation_ram(8Mbits)
	+----+ ex_cart	back_up_ram(2Kbits)
	+----+ work	cart_slot [cart] line
	+----+ rom	work_ram (extended)
\$a00000	+----+ ram (emu ram)	boot_rom

## 12-a-2) memory map control (memctl)



MEGA DRIVE 設定の時 (DIP.SW4=OFF)      4 mapping  
 - 開発用 MEGA DRIVE のマッピング + 開発用 WORK (\$FC0000-\$FFFF)  
 - 開発用 I/O アドレス      for develop address      for develop

SUPER TARGET 設定 (DIP.SW4=ON)  
 a) EMURATE.mode の状態  
 - EMURATE.mode のマッピング  
 b) MONITOR.mode の状態      4 mapping  
 - MONITOR.mode のマッピング + 開発用 WORK (\$FC0000-\$FFFF)  
 - 開発用 I/O アドレス

12. 並張 I/O 機能 (モニター mode 時)

7 / 8 / 8 /

## 12-C) Change to EMULATE (MONITOR)

・エミュレーター mode に移る。

<> monitor

\$a81001 (write)  
\* \* \* \* \* ----- change to EMULATE

\$a81001 (read)

7	6	5	4	3	2	1	0
						+	
						-----	in bgack
						-----	in monitor
						-----	by write protect
						-----	by 232c_hunt
						-----	by dtack_time_out
						-----	by break_chip
						-----	by address_checker
						-----	by break_switch

\* all\_bit active low

sega

zissoft

セガ  
株式会社