# SANYO LC7883

SEGA ENTERPRISES, LTD.



# SANYO

# LC7883

Dual 16 bit D/A Converter with Digital Filter for Audio System

#### **TENTATIVE**

## 1. Summary

LC7883 is 16 bit D/A converter with eight-times over sampling digital filter.


#### 2. Features


- \* Eight-times over sampling digital filter
- ★ Digital de-emphasis
- ★ Digital attenuation
- \* Double speed operation
- \* 48CLK-384Fs. 49CLK-392Fs. 56CLK-448Fs. 64CLK-512Fs. operations
- \* Dynamic level shift conversion method
- \* Independent dual channel D/A converter (in-phase output)
- ★ Single 5v power supply

# Absolute Maximum Rating/Ta=25°C ( V s s = 0...)

, item	symbol	rating	unit
max.power supply voltage	Vpp	- 0.3~+7.0	V
input voltage	$V_{18}$	-0.3 V <sub>DD</sub> +0.3	' v
output voltage	Vout	0 3 ~ V pp + 0.3	v
operating temp.	Topg	- 3 0 ~ ÷ 7 5	*c
storage temp.	Dstg	- 40~÷125	*c


# 4. Physical Configuration Diagrams






## 5. Recommended Operating Conditions

item	symbol	min.	typ.	max.	unit	
power supply voltage	VDD	4.5	5. 0	5. 5	v	
reference voltage "H"	VrefH	V <sub>DD</sub> -0.5		Vpp	V	
reference voltage "L"	VrefL	0		0.5	V	
input voltage "H"	VIH	2. 2		V , + 0. 3		
input voltage "L"	Vii	0.3		0.48	Y.	
operating ambient temp.	Ta	-30		75	C .	





## 7. Pin Description

PIN No	PIN name	I/0	FUNCTION
1	CHIOUT	0	DAC CH-1 output pin
2	VrefH	R	reference voltage "H" input pin
3	AVDD	P	analog system power supply pin
4	DVDD	P	digital system power supply pir.
5	BCLK	I	bit CLK pin
6	DATA	I	digital audio data input pin input in bit serial from MSB
7	LRCK	· I	LR CLK input pin LRCK= "H" CH1 LRCK= "L" CH2
8	TEST	I	test pin (normelly "L")
9	ATT	I	attenuation data input pin input in bit serial from LSB
10	SHIFT	I	attenuation data shift CLK input pin
11	LATCH	I:	extenuation data latch CLK input pin
12	INITB	1/	initializing signal input pin(normally "H" )

PIN No	PIN name	1/0	FUNCTION
13	TEST	I	test pin (normally "L" )
14	EMPH2	I	-
15	EMPH1	I	de-emphasis set pin
16	D/N	I	normal/double speed switch pin
17	SOC2	I	
18	SOC1	I	input source select pin (PULL DOWN)
19	MODE	I	operation mode set pin (PULL DOWN)
20	TEST	I	
21	TEST	I	test pin (normally "L" ) (PUWN DOWN)
22	DGND	P	digital system GND pin
23	CLKOUT	0	CLK output pin At 392Fs :1/2 XOUT At 384Fs, 448Fs, 512Fs :1/4 XOUT
24	XIN	I.	crystal oscillation input pin
25	XOUT	0	crystal oscillation output pin
26	AGND	P	analog system GND pin
27	VrefL	R-	reference voltage "L" input pin
28	CH2OUT	0	DAC CH-2 output pin

I :INPUT PIN
O :OUIPUT PIN
P :POWER PIN
R :REFERENCE VOLIAGE PIN


## 8. Electric Characteristics


(Ta=25°C.VDD=5.0V.VrefH=5.0V VrefL=0.0V unless it is specified)

D A C resolution         RES         16         bit           total harmonic distortion         THD1         1KH <sub>2</sub> , 0dB         0.08         9           cross talk         C·T         1KH <sub>2</sub> , 0dB         -85         -79         6           signal/noise ratio         S/N         1KH <sub>2</sub> , 0dB         85         92         6           power consumption         Pd         ※1         250         300         m           oscillating frequency         fx         16.934         25         MH           amplitudo of clkout(pin23)         Aclk         ※2         1         V           PULL DOWN resistance (PIN 17.18.19.20.21)         Rpowx         10         80         K	
total harmonic distortion	nit
cross talk       C·T       1KH2.0dB       -85       -79         signal/noise ratio       S/N       1KH2.0dB       85       92       d         power consumption       Pd       ※1       250       300       m         oscillating frequency       fx       16.934       25       MH         amplitudo of clkout(pin23)       Ac1x       ※2       1       V         PULL DOWN resistance (PIN 17.18.19.20.21)       Rpowx       10       80       K         input BCLK frequency       fscz       3.1       MH         input BCLK pulse width       tws       100       100	oit
signal/noise ratio  S/N  1KH <sub>2</sub> .0dB  85  92  decorpower consumption  Pd  X1  250  300  m  oscillating frequency  fx  amplitudo of clkout(pin23)  PULL DOWN resistance (PIN 17.18.19.20.21)  input BCLK frequency  fscx  input BCLK pulse width  tws  100  80  K  100  100	%
power consumption Pd	48
oscillating frequency fx 16.934 25 MH amplitudo of clkout(pin23) Acik %2 1 V  PULL DOWN resistance (PIN 17.18.19.20.21)  input BCLK frequency fscx 3.1 MH input BCLK pulse width tws 100	d₿
amplitudo of clkout(pin23)  PULL DOWN resistance (PIN 17.18.19.20.21)  input BCLK frequency fscz 3.1 MHz	m W
PULL DOWN resistance (PIN 17.18.19.20.21)  input BCLK frequency fscx 3.1 Minimut BCLK pulse width tws 100	าหร
(PIN 17.18.19.20.21)  input BCLK frequency	V PP
input BCLK pulse width tws 100	ΚΩ
	îHz
input DATA setup time tos 20	
input DATA hold time town 20	
input LRCK setup time time 50	
input LRCK hold time time 50	
program input basic time fx= 250	•
latch input pulse width twin 16.9344MH <sub>2</sub> 50	n S
SHIFT.LATCH.rise time tr 200	
SHIFT, LATCH, fall time tf 200	
A T T setup time tset 500	
ATT hold time thoir 500	
interval t <sub>INT</sub> 1000	

 $<sup>\</sup>times$  1 X i N amp. 1.5~3.5V, f x = 16.9344MHz  $\times$  2 X = 16.9344MHz C L = 20 p F Heasuring circuits accord with application circuit examples.

[ Audio Input ]





CONFIDENTIAL

#161


PROPERTY OF SEGA

## 10. Filter Characteristics (Theoretical value)

At normal speed: 8 times over sampling At double speed: 4 times over sampling

Ripple: within ±0.05dB

Stop-band attenuation: under -40dB



11. Operation Description LC7883M consists of 8-times over sampling digital filter and 16bit D/A converter.


·8-times over sampling digital filter

The digital filter process functions are shown in block diagram below. During the process. 18-bit data transfer are performed and 16-bit data are output to DAC after noise shaping of lower 6 bit of 22 bit data.

The digital filter has normal and double speed modes.

The normal speed mode does 2-times over sampling at each stage 43rd order FIR. 11th order FIR and 3rd order FIR. finally composes 8-times over sampling digital filter. 1st order IIR does de-emphasis.

The double speed mode is way to copy CD to cassette tape at double the speed. On this mode. BCLK. DATA and LRCK are input at double the speed. but XIN is input at the normal speed. This mode does 2-times over sampling at each stage 43rd order FIR and 3rd order FIR. finally composes 4-times over sampling digital filter.




·16bit D/A Converter

DAC is same as Sanyo LC7881 basically and has dynamic level shift conversion method using CH1. CH2. independent D/A converters. D/A conversion by resistance string (R-string DAC). D/A conversion by pulse width modulation (PWMDAC) and D/A conversion by level shift (Level Shift DAC).

#### 12. Initiation

The IC needs to be initialized when power supply is on and when input source is changed. "L" level is longer than on period of LRCK shown below should be input to INITB when XIN. BCKL and LRCK are supplied and when power supply is stable for the initialization.



13. Input Source Setting

•

**3198** 

SOC1 and SOC2 pins are set according to frequency of oscillator as shown below.

frequency	SOC1	SOC2		
384Fs	L	L		
392Fs	L	Н		
448Fs	Н	L		
512Fs.	H	Н		

### 14. Mode Setting

When MODE pin is high level de-emphasis ON/OFF and normal/double speed are set by EMPHI. EMPH2 and D/N pins.

When MODE pin is low level the mode is serial data transfer mode using ATT. SHIFT and LATCH pins.

At MODE pin H- (PINs setting mode)

EMPH1	EMPH2	de-emphsis					
Li	L	OFF					
L	Н	Fs=32KHz					
Н	L	Fs=44.1KHz					
Н	Н	Fs=48KHz					

D/N pin "H" double speed mode. "L" normal speed mode.


ATT. SHIFT. LATCH pins should be fixed to "H" or "L".

At MODE pin "L" (serial data transfer mode)

EMPH1. EMPH2 and D/N pins should be fixed to "H" or "L" for serial data transfer mode.

# 15. ATT Data Format In Use Of Serial Data Transter Mode

Normal & double speed. de-emphasis and attenuation can be manipulated by input of the following data by timing described in electric characteristics section.



A 1 : speed flag. "L" normal speed . "H" double speed

A 2. A 3 : de-emphasis flag

A 2	A 3	de-emphasis
L	L	OFF
L	Н	Fs=32KHz
Н	L	Fs=44.1KHz
Н	Н	Fs=48KHz

ATT data should be set 4000H (1 only for A14) when initializing.

#### · ATTenuation

Since coefficient bit length of internal multiplier is 10 bit. normally upper 10 bit (A15 -A6) of attenuated data are valid.


And the attenuation: 
$$-20\log \left(\frac{\text{upper 10bit}}{256}\right) dB$$

When upper 10bit of attenuated data become all "0".lower 2bit (A5 & A4) become valid and there will be attenuation by barrel sifter.

				atte	⊇nuat:	ion									_	
MSB A 15	A 14	A 13	A 12	A 11	A 10	A 9	A 8	A 7	A 6	A 5	LSB A 4		atte leve	1		ion ( (B)
0	1	0 -	0	0	0	0	0	0	0	0	0	$\dagger$		0	1	<del>/^</del>
0	0	1	1	1	1	1	1	1	1	1	1	-	٠ 0		3	4
0	0	1	1	1	1	1	1	1	1	1	0	-	0.	0		4
0	0	1	1	1	1	1	1	1	1	0	1/	<b> </b>	0.	0	-3	4
0	0	1	1	1	1	1	1	1	1	ŏ<	0	-	0).	0	3	4
0	0	1	1 -	1	-1	1	1	1	0	l.	1	-	0.	. 0	6	8
0	0	1	1	1	1	1	1	T	0	1	0	-	0.			8
•	•	• .	• :	•	•		•	•		•	•			•		
0	0	0	0	0	0	0	Ò	0	1	0	0	-	4 8	_	1	6
0	0	0	0	0	0	0	0	0	0	1	1	_	5 0			
0	0	0	0	O	0	ò	0	0	0	1	0	_	5 4		1	
0	0	0	0	Ò	0	0	0	0	0	0	1		6 0			
0	0	6	0	6	0	0	0	0	0	0	0			 ∞		<u>-</u>

Softmute after attenuation data change from 400H to 000H Softmute time :  $1/\text{Fs} \times 1.024$ 

Attenuation varying period is also on the linear of varying period of the softmate.



Since output impedance is high at pins, 1 and 28. Woltage follower should be used for opeamp. for buffer.

AVDD and DVDD should be turned on simultaneously. VrefH = 5.0V

LPF:LOW PASS FILTER(Fc=20000Hz)

± VOP ≥ 6.0V


DVDD = 5.0V

AVDD = 5.0V

AGND = 0.0V

Verfl= 0.0V

LC788



CONFIDENTIAL

**PROPERTY OF SEGA**