

ICS25 FPGA



Version 1.9

7-1-2025

Contents

1 ICS_PL.....3

1.1 CONNECTIONS IN BD.....3


1.2 ICS_PL 주요 INTERFACE SIGNALS 설명.....3

1 ICS_PL

다빈 시스템의 ICS 기능 블록의 최상위 모듈은 'ICS_PL' 이다.

1.1 Connections in BD

아래 그림은 Xilinx Vivado project 의 block design 내에서 ICS_PL 부분을 발췌한 것이다.



1.2 ICS_PL 주요 Interface Signals 설명

Table 1: ICS PL Interface Signals

Name	I/O	Description	Note
clk	I	122.88MHz clock	
clkx2	I	245.76MHz clock	unused now

clkx3	I	368.64MHz clock		
reset	I	Active high reset input		aclk
rx_valid	I	A/D data valid, active high		synchronous to ‘clk’
rx_data[63:0]	I	A/D data input, 2’s complement signed integer		synchronous to ‘clk’
		[63:48]	UL data path – Q	
		[47:32]	UL data path – I	
		[31:16]	DL data path – Q	
		[15:0]	DL data path – I	
aclk	I	PL clock, 125MHz		
axi_resetn	I	Active low reset input		aclk
sPL_axi_aclk	I	PL registers control clock (= aclk)		
sPL_axi_aretzn	I	Active low reset input (=axi_resetn)		aclk
sPL_axi	I/O	PL registers control bus		aclk
<i>tx_ready^[1]</i>	<i>I</i>	<i>JESD204C Tx ready input</i>		<i>Remove later</i>
m_axis_dl(ul)_coeff	I/O	DMA I/F for DL(UL) channel filter coefficient download		GREEN(1)
m_axis_dl(ul)_ics	I/O	DMA I/F for DL(UL) ZCS data download		VIOLET(2)
s_axis_cap	I/O	DMA I/F for Timing module data capture		BLUE (3)
s_axis_dl(ul)_gb	I/O	DMA I/F for DL(UL) estimated data capture		RED(4)
s_axis_dl(ul)_ics	I/O	DMA I/F for Feedback data capture		VIOLET(2)
<i>j204_tx(rx)_reset^[1]</i>	<i>O</i>	<i>JESD204C block interface</i>		<i>Remove later</i>
tx_data[63:0]	O	D/A data output, 2’s complement signed integer		synchronous to ‘clkx3’
		[63:48]	UL data path – Q	
		[47:32]	UL data path – I	
		[31:16]	DL data path – Q	
		[15:0]	DL data path – I	
tsync	O	Timing information signal		

mtsync	O	Timing information signal	
SigXout[7:0]	O	User defined timing information signals	
test[7:0]	O	Reserved for future test	

[1] Block design 에 JESD204C IP 를 포함하여 작성하는 과정에서 추가된 신호선이며, 향후 기산에서 Top level design 을 할 때는 필요 없음.