

Lab 6 Report

1st Skyler Cook

Electrical and Computer Engineering
Utah State University
Logan, USA

A02304185@aggies.usu.edu

2nd Jaron Seedal

Electrical and Computer Engineering
Utah State University
Logan, USA

a02358703@aggies.usu.edu

3rd Dr. Jonathan Philips

Electrical and Computer Engineering
Utah State University
Logan, USA

jonathan.phillips@usu.edu

Abstract—This project implements a dual-clock accumulator system on the DE10-Lite FPGA using VHDL. The design expands on the previous 24-bit accumulator by introducing two finite-state machines (FSMs), a clock-domain-crossing FIFO, and a PLL. The 5 MHz FSM handles button inputs and writes switch values into the FIFO, while the 12.5 MHz FSM reads from the FIFO and performs accumulation. When five values are stored, they are added to the running 24-bit total displayed in hexadecimal on the six 7-segment displays.

I. INTRODUCTION

This lab builds upon the accumulator design from Lab 5 by adding multiple clock domains and inter-FSM communication through a FIFO. The project demonstrates how to manage timing and data transfer between two systems running on different clocks using a PLL-generated 5 MHz and 12.5 MHz clock. One push button serves as an active-low reset, and the other acts as a store control to push the 10-bit switch value into the FIFO. After five entries are stored, the FIFO automatically drains, and the values are added to the 24-bit accumulator. The accumulated total is displayed in hexadecimal across the six 7-segment displays, while the LEDs mirror the switch positions. This implementation highlights the principles of clock-domain synchronization, FSM coordination, and reliable data buffering in FPGA design.

II. OBJECTIVES

The objectives of the lab were:

1. One push button is the "reset" button. Pressing this button clears the accumulated value.
2. The 24-bit accumulated value is displayed in hexadecimal on the six 7-segment displays.
3. The other push button is now the "store" button. Pressing this button stores the value on the 10 toggle switches in a FIFO.
4. When there are 5 items in the FIFO, the FIFO is drained (i.e. the 5 values are added to the previously accumulated value).
5. The 10 LEDs reflect the state of the 10 toggle switches.
6. The first FSM runs on a 5 MHz clock and manages button presses and the write side of the FIFO.
7. The second FSM runs on a 12.5 MHz clock and manages the read side of the FIFO and the accumulator.
8. This project must be implemented in VHDL and must consist of 2 FSMs, a clock-domain-crossing FIFO, and a PLL.

Utah State University

III. PROCEDURE

The students began by creating the first revision of their FSM diagram, as shown in Figure 1. After working out the logic on paper, they created a copy of their Lab 5 accumulator project. Once the project was set up, the students used the Quartus Megawizard to generate the required FIFO and PLL components. With the structure of the code in place, they began coding the circuit. Throughout the semester, the students have used a modular design approach, which helped them successfully organize and implement this more complex system.




Fig. 1. Initial FSM Diagrams for the Entire System

The students then spent several hours implementing their

FSMs, troubleshooting numerous bugs along the way. While many of these issues were simple syntax errors, a few were more significant. The initial FIFO generated did not use two separate clocks, as required by the lab objectives. To correct this, the students returned to the Megawizard to reconfigure the FIFO. They later discovered another major issue—the FIFO lacked a reset signal to clear its contents. With the assistance of ChatGPT, the students learned how to implement a FIFO reset in the Top module so that the reset button would properly clear both FSMs, which included using the Megawizard again to generate a FIFO that has a clear all function built into it.

Next, the students created a quick simulation to test their circuit. The testbench revealed that the read enable signal logic was incorrect. The initial simulation results, shown in Figure 2, demonstrated that the read enable signal was cycling on and off repeatedly after five button presses. This behavior was caused by faulty logic controlling when to pull values from the FIFO.




Fig. 2. Initial Simulation Showing Read Enable Logic Error

After resolving this error, the students programmed their board to test the design on hardware. Once a few minor issues were fixed, the circuit functioned as intended—the buttons, LEDs, and display all operated correctly, and the display updated after every five button presses. However, the displayed value was incorrect. The students discovered a significant bug: after a reset, the display showed the sum of only the first four button presses. After five more presses, the display showed the sum of the first nine values. The accumulator logic did not account for the clock cycle required to add each new value to the subtotal.

To correct this issue, the students returned to the drawing board and redesigned their FSMs to properly handle timing between reads and additions. The updated FSM diagrams are shown in Figures 3 and 4.

After the revised design was implemented, the system did push and pull five values from the FIFO and accumulate them properly, but on the next five button presses, a sixth value was also added, which was the last value in the previous cycle. The reasoning for this was clock delays in the logic, pulling old data before the read enable and write enables could propagate for new data. To solve this, the read-side FSM includes an additional flag that identifies when four values have been read, allowing the next read to be the final one, and ensuring the read enable signal goes low in time for the next cycle. Also, a separate flag ensures that the data is a valid input of the current




Fig. 3. FSM Diagram for the Write Side of the FIFO




Fig. 4. FSM Diagram for the Read Side of the FIFO

5 press cycle for being used for accumulation. With these improvements implemented, the students successfully met all objectives of the lab.

IV. RESULTS

After implementing the corrected FSM logic and reprogramming the FPGA, the system performed as expected. The FIFO correctly stored and transferred five switch values between clock domains, and the accumulator displayed the proper hexadecimal total on the 7-segment displays. The LEDs accurately mirrored the switch inputs, and the reset button successfully cleared both FSMs and the FIFO contents. The system operated reliably at both 5 MHz and 12.5 MHz, confirming that the clock-domain crossing and synchronization were implemented correctly.

V. DISCUSSION AND CONCLUSIONS

This lab demonstrated the importance of careful clock-domain management and FSM coordination in FPGA design. Early testing revealed several timing and control issues, which were resolved through improved state logic and proper FIFO configuration. The final design successfully met all objectives—implementing two FSMs, a PLL, and an asynchronous

FIFO to achieve reliable data transfer and accumulation. The project reinforced the value of modular design and simulation-driven debugging. The project also solidified the importance of planning your design before beginning to write the code. A fully-thought out design the first time would have significantly reduced the number of hours required to complete the project.

APPENDIX A
SOURCE CODE: TOP-LEVEL MODULE

This appendix includes the code for implementing the top module, including the generated PLL and FIFO.

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity accumulator is
6     port (
7         clk5      : in std_logic;
8         clk12     : in std_logic;
9         rst_l     : in std_logic;
10        add_btn    : in std_logic;           -- "Add" button
11        sw        : in std_logic_vector(9 downto 0); -- 10-bit input
12        led       : out std_logic_vector(9 downto 0); -- mirror switches
13        HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : out std_logic_vector(7 downto 0);
14        write_enable : out std_logic;
15        rdusedw    : in std_logic_vector(2 downto 0);
16        full       : in std_logic;
17        data_in    : out unsigned(9 downto 0);
18        read_enable : out std_logic;
19        data_out   : in unsigned(9 downto 0);
20        empty      : in std_logic
21    );
22 end entity accumulator;
23
24 architecture behavioral of accumulator is
25     -----
26     -- 7-Segment Display Lookup Table
27     -----
28     type MY_MEM is array (0 to 15) of std_logic_vector(7 downto 0);
29     constant LUT : MY_MEM := (
30         X"C0", -- 0
31         X"F9", -- 1
32         X"A4", -- 2
33         X"B0", -- 3
34         X"99", -- 4
35         X"92", -- 5
36         X"82", -- 6
37         X"F8", -- 7
38         X"80", -- 8
39         X"98", -- 9
40         X"88", -- A
41         X"83", -- B
42         X"C6", -- C
43         X"A1", -- D
44         X"86", -- E
45         X"8E"  -- F
46     );
47
48     -----
49     -- FSM state encodings
50     -----
51     -- clk5 write-domain FSM
52     type state_type1 is (IDLE1, WAIT_RELEASE, PUSH_FIFO);
53     signal current_state1, next_state1 : state_type1;
54
55     -- clk12 read-domain FSM
56     type state_type2 is (WAIT_BURST, POP_STREAM);
57     signal current_state2, next_state2 : state_type2;
58
59     -----
60     -- Internal registers / signals
61     -----
62     -- debouncer counter in clk5 domain
63     signal holdtime : integer range 0 to 50000 := 0;
64
65     -- read side bookkeeping
66     signal count      : unsigned(2 downto 0) := (others => '0'); -- how many left to consume this burst
67     signal accumulator_reg : unsigned(23 downto 0) := (others => '0'); -- running sum
68     signal total_reg    : unsigned(23 downto 0) := (others => '0'); -- latched value shown on HEX
69
```

```

70 -- rdreq pipeline helper
71 signal read_enable_int : std_logic := '0'; -- internal rdreq
72 signal wait_valid      : std_logic := '0'; -- delayed "data_out is valid now"
73
74 -- HEX display nibbles
75 signal nib0, nib1, nib2, nib3, nib4, nib5 : std_logic_vector(3 downto 0);
76
77 begin
78 -----
79 -- LED outputs mirror switches
80 -----
81 led <= sw;
82
83 -----
84 -- ===== clk5 DOMAIN (WRITE SIDE) =====
85 -- Debounce, wait for release, push one word into FIFO
86 -----
87 process(clk5)
88 begin
89     if rising_edge(clk5) then
90         if rst_1 = '0' then
91             current_state1 <= IDLE1;
92             holdtime       <= 0;
93             write_enable   <= '0';
94             data_in        <= (others => '0');
95         else
96             -- advance state
97             current_state1 <= next_state1;
98
99             -- default each clk5
100            write_enable <= '0';
101
102            -- debounce timing / holdtime
103            if (current_state1 = WAIT_RELEASE) and (next_state1 = WAIT_RELEASE) then
104                -- still waiting in WAIT_RELEASE
105                if (add_btn = '1') and (holdtime < 5000) then
106                    holdtime <= holdtime + 1;
107                else
108                    -- either button still low or we've hit 5000; holdtime stays as-is
109                    holdtime <= holdtime;
110                end if;
111            else
112                -- leaving WAIT_RELEASE or not in it
113                holdtime <= 0;
114            end if;
115
116            -- PUSH_FIFO: generate 1-cycle write pulse and capture switches
117            if current_state1 = PUSH_FIFO then
118                write_enable <= '1';
119                data_in      <= unsigned(sw);
120            end if;
121        end if;
122    end if;
123 end process;
124
125 -- next-state logic for clk5 FSM
126 process(current_state1, add_btn, holdtime, full)
127 begin
128     next_state1 <= current_state1;
129
130     case current_state1 is
131         when IDLE1 =>
132             if add_btn = '0' then -- button pressed (active low)
133                 next_state1 <= WAIT_RELEASE;
134             else
135                 next_state1 <= IDLE1;
136             end if;
137
138         when WAIT_RELEASE =>
139             if (add_btn = '0') or (holdtime < 5000) then
140                 -- still holding or not debounced long enough
141                 next_state1 <= WAIT_RELEASE;
142             elsif (add_btn = '1') and (holdtime >= 5000) and (full = '0') then
143                 -- good release, fifo not full -> push

```

```

144         next_state1 <= PUSH_FIFO;
145     else
146         -- either released but fifo full, or weird edge
147         next_state1 <= IDLE1;
148     end if;
149
150     when PUSH_FIFO =>
151         -- 1-cycle strobe, then go chill
152         next_state1 <= IDLE1;
153
154     when others =>
155         next_state1 <= IDLE1;
156 end case;
157 end process;
158
159
160 -----
161 -- ===== clk12 DOMAIN (READ SIDE) =====
162 -----
163 process(clk12)
164     variable data_ext : unsigned(23 downto 0);
165     variable depth    : unsigned(2 downto 0);
166     variable will_finish_now : std_logic;
167 begin
168     if rising_edge(clk12) then
169         if rst_l = '0' then
170             current_state2 <= WAIT_BURST;
171             read_enable_int <= '0';
172             wait_valid <= '0';
173             count <= (others => '0');
174             accumulator_reg <= (others => '0');
175             total_reg <= (others => '0');
176         else
177             -----
178             -- advance state
179             -----
180             current_state2 <= next_state2;
181
182             -----
183             -- defaults each cycle
184             -----
185             read_enable_int <= '0';
186
187             -- sample fifo depth (safe in read clock domain)
188             depth := unsigned(rdusedw);
189
190             -----
191             -- WAIT_BURST state
192             -----
193             if current_state2 = WAIT_BURST then
194                 -- not actively reading
195                 read_enable_int <= '0';
196
197                 -- if we're about to leave WAIT_BURST -> POP_STREAM,
198                 -- preload count with 5
199                 if next_state2 = POP_STREAM then
200                     count <= to_unsigned(5,3);
201                     -- we are doing running accumulation, so we KEEP accumulator_reg
202                     -- (if you wanted per-burst sum instead, you'd clear it here)
203                 end if;
204             end if;
205
206             -----
207             -- POP_STREAM state
208             -----
209             if current_state2 = POP_STREAM then
210                 -- Figure out if this cycle will consume the LAST word
211                 -- We "finish now" if: (a) FIFO has presented valid data this cycle
212                 -- AND (b) that data is the last remaining one (count = 1 before decrement)
213                 will_finish_now := '0';
214                 if (wait_valid = '1') and (count = to_unsigned(1,3)) then
215                     will_finish_now := '1';
216                 end if;
217

```

```

218         -- Consume valid data_out from LAST cycle's read request
219         if wait_valid = '1' then
220             data_ext := resize(data_out, 24); -- widen 10->24
221             accumulator_reg <= accumulator_reg + data_ext;
222
223             -- decrement remaining count
224             count <= count - 1;
225         end if;
226
227         -- If we're NOT finishing this burst yet,
228         -- keep asking for more data. This is the key fix.
229         if will_finish_now = '0' then
230             read_enable_int <= '1'; -- request next word
231         else
232             read_enable_int <= '0'; -- DO NOT request another word,
233             -- prevents "extra" read leaking into next burst
234             total_reg <= accumulator_reg + resize(data_out,24);
235             -- note: we used accumulator_reg + data_ext above,
236             -- but data_ext is only valid when wait_valid='1'.
237             -- In the will_finish_now='1' branch, wait_valid='1', so this matches.
238         end if;
239     end if;
240
241     -----
242     -- pipeline wait_valid for next cycle
243     -- wait_valid='1' means "data_out right now is from last cycle's rdreq"
244     -----
245     wait_valid <= read_enable_int;
246 end if;
247 end if;
248 end process;
249
250
251 -----
252 -- next-state logic for clk12 FSM
253 -----
254 process(current_state2, rdusedw, count, wait_valid)
255     variable depth : unsigned(2 downto 0);
256 begin
257     depth := unsigned(rdusedw);
258     next_state2 <= current_state2;
259
260     case current_state2 is
261
262         when WAIT_BURST =>
263             if depth >= to_unsigned(5,3) then
264                 next_state2 <= POP_STREAM;
265             else
266                 next_state2 <= WAIT_BURST;
267             end if;
268
269         when POP_STREAM =>
270             -- We leave POP_STREAM after we've just consumed the last word.
271             -- That's exactly when wait_valid='1' (meaning we consumed something this cycle)
272             -- AND count = 1 (meaning that "something" was the last remaining one).
273             if (wait_valid = '1') and (count = to_unsigned(1,3)) then
274                 next_state2 <= WAIT_BURST;
275             else
276                 next_state2 <= POP_STREAM;
277             end if;
278
279         when others =>
280             next_state2 <= WAIT_BURST;
281     end case;
282 end process;
283
284 -----
285 -- drive entity output
286 -----
287 read_enable <= read_enable_int;
288
289
290 -----
291 -- Drive HEX displays from total_reg (24 bits hex across 6 digits)

```

```

292 -----
293 nib0 <= std_logic_vector(total_reg(3 downto 0));
294 nib1 <= std_logic_vector(total_reg(7 downto 4));
295 nib2 <= std_logic_vector(total_reg(11 downto 8));
296 nib3 <= std_logic_vector(total_reg(15 downto 12));
297 nib4 <= std_logic_vector(total_reg(19 downto 16));
298 nib5 <= std_logic_vector(total_reg(23 downto 20));
299
300 HEX0 <= LUT(to_integer(unsigned(nib0)));
301 HEX1 <= LUT(to_integer(unsigned(nib1)));
302 HEX2 <= LUT(to_integer(unsigned(nib2)));
303 HEX3 <= LUT(to_integer(unsigned(nib3)));
304 HEX4 <= LUT(to_integer(unsigned(nib4)));
305 HEX5 <= LUT(to_integer(unsigned(nib5)));
306
307 end architecture behavioral;

```

Listing 1. Accumulator / FIFO Controller (accumulator.vhd)

APPENDIX B

SOURCE CODE: FIFO / ACCUMULATOR FSMs

This appendix includes the accumulator code used to implement the FSMs.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity FIFO_Top is
6      port (
7          MAX10_CLK1_50 : in  std_logic;           -- 50 MHz board clock
8          KEY            : in  std_logic_vector(1 downto 0); -- KEY(0)=reset, KEY(1)=add
9          HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : out std_logic_vector(7 downto 0);
10         LEDR           : out std_logic_vector(9 downto 0);
11         SW             : in  std_logic_vector(9 downto 0)
12     );
13 end entity FIFO_Top;
14
15
16 architecture top of FIFO_Top is
17
18     -----
19     -- Internal signals
20     -----
21
22     signal clk5      : std_logic;
23     signal clk12     : std_logic;
24     signal pll_ok    : std_logic;
25     signal sys_rst_l : std_logic; -- active-low reset after PLL lock
26     signal pll_arst  : std_logic;
27     signal data_in   : unsigned(9 downto 0);
28     signal rdreq     : std_logic;
29     signal wrreq     : std_logic;
30     signal empty     : std_logic;
31     signal full      : std_logic;
32     signal data_out  : unsigned(9 downto 0);
33     signal rdusedw   : STD_LOGIC_VECTOR(2 downto 0);
34     signal wrusedw   : STD_LOGIC_VECTOR(2 downto 0);
35     signal fifo_data_in_slv : std_logic_vector(9 downto 0);
36     signal fifo_data_out_slv : std_logic_vector(9 downto 0);
37     signal aclr      : std_logic; -- NEW: async clear for FIFO
38
39
40     -----
41     -- Component declarations
42     -----
43
44     component accumulator
45     port (
46         clk5      : in  std_logic;           -- 5 MHz FSM domain
47         clk12     : in  std_logic;           -- 12.5 MHz FSM domain
48         rst_l     : in  std_logic;           -- active-low reset
49         add_btn   : in  std_logic;           -- "Add" button
50         sw        : in  std_logic_vector(9 downto 0);
51         led       : out std_logic_vector(9 downto 0);

```



```

51     HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : out std_logic_vector(7 downto 0);
52     write_enable : out std_logic;
53     rdusedw : in std_logic_vector(2 downto 0);
54     full : in std_logic;
55     data_in : out unsigned(9 downto 0);
56     read_enable : out std_logic;
57     data_out : in unsigned(9 downto 0);
58     empty : in std_logic
59 );
60 end component;
61
62 component ALT_CLKS
63 port (
64     areset : in std_logic;    -- PLL async reset (active-high)
65     inclk0 : in std_logic;    -- 50 MHz input clock
66     c0 : out std_logic;       -- 5 MHz clock out
67     c1 : out std_logic;       -- 12.5 MHz clock out
68     locked : out std_logic    -- PLL locked indicator
69 );
70 end component;
71
72 component my_FIFO
73 port (
74     aclr      : IN STD_LOGIC := '0';
75     data      : IN STD_LOGIC_VECTOR (9 DOWNT0 0);
76     rdclk     : IN STD_LOGIC ;
77     rdreq     : IN STD_LOGIC ;
78     wrclk     : IN STD_LOGIC ;
79     wrreq     : IN STD_LOGIC ;
80     q        : OUT STD_LOGIC_VECTOR (9 DOWNT0 0);
81     rdempty   : OUT STD_LOGIC ;
82     rdusedw   : OUT STD_LOGIC_VECTOR (2 DOWNT0 0);
83     wrfull    : OUT STD_LOGIC ;
84     wrusedw   : OUT STD_LOGIC_VECTOR (2 DOWNT0 0)
85 );
86 end component;
87 begin
88     pll_arst <= not KEY(0);
89
90     fifo_data_in_slv <= std_logic_vector(data_in);
91     data_out <= unsigned(fifo_data_out_slv);
92
93     -----
94     -- PLL instantiation
95     -----
96     u0_pll : ALT_CLKS
97     port map (
98         areset => pll_arst,          -- PLL reset active-high (invert KEY(0))
99         inclk0 => MAX10_CLK1_50,
100         c0     => clk5,
101         c1     => clk12,
102         locked => pll_ok
103     );
104
105     -----
106     -- System reset: active-low
107     -- Hold logic in reset until PLL is locked and KEY(0) released.
108     -----
109     sys_rst_l <= KEY(0) and pll_ok;
110     aclr <= not sys_rst_l;    -- active-high clear to FIFO
111
112     -----
113     -- Accumulator / FIFO system instantiation
114     -----
115     u1_accum : accumulator
116     port map (
117         clk5     => clk5,
118         clk12    => clk12,
119         rst_l    => sys_rst_l,
120         add_btn  => KEY(1),
121         sw       => SW,
122         led      => LEDR,
123         HEX0     => HEX0,
124         HEX1     => HEX1,
125         HEX2     => HEX2,

```

```

125     HEX3      => HEX3,
126     HEX4      => HEX4,
127     HEX5      => HEX5,
128     write_enable => wrreq,
129     rdusedw    => rdusedw,
130     full       => full,
131     data_in    => data_in,
132     read_enable => rdreq,
133     data_out   => data_out,
134     empty      => empty
135 );
136
137 u2_my_FIFO : my_FIFO
138 port map (
139     data      => fifo_data_in_slv,
140     rdclk     => clk12,
141     rdreq     => rdreq,
142     wrclk     => clk5,
143     wrreq     => wrreq,
144     q         => fifo_data_out_slv,
145     rdempty   => empty,
146     rdusedw   => rdusedw,
147     wrfull    => full,
148     wrusedw   => wrusedw,
149     aclr      => aclr
150 );
151
152 end architecture top;

```

Listing 2. Top Module (fifo_top.vhd)