



The diagram illustrates the internal structure of the CPU 1802, showing its 1802 pins and connections to a 74HC373 address latch. The CPU 1802 is a 16-bit microprocessor with 1802 pins. It includes a 1.79 MHz clock input (CPUCLOCK), a 16-bit data bus, and various control signals like WAIT, DMA-IN, and CLEAR. The 74HC373 is a 16-bit address latch with inputs A0-A7 and A8-A15, and control signals LE, VCC, and GND. The diagram shows the CPU 1802 connected to the 74HC373 via its address bus and control signals.



NOTES: CPU, ADDRESS AND I/O DECODING

DRAFTSMAN:	DATE:
GARRETT	9/29/99
ENGINEER:	DATE:
CHECKED BY:	DATE:
APPLICATION	

ELECTRO-MECH SCOREBOARD CO.			
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA 31096 (912) 864-5366			
DRAWING TITLE: SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH)			
SIZE	FSCM NO.	DWG NO.	REV
A		SCH_1802_CPU_BOARD.DWG	
SCALE: N/A		SHEET: 1 OF 10	



NOTES: CPU, ADDRESS AND I/O DECODING


ELECTRO-MECH SCOREBOARD CO.	
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA 31096 (912) 864-3366	
DRAWING TITLE:	
SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH0)	
SIZE	FSCM NO.
A	
DWG NO.	
SCH_1802_CPU_BOARD.DWG	

REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED

---JUMPER TABLE---			
EPROM MEMORY BLOCK SELECT			
BLOCK SIZE - 16K			
EPROM TYPE	MEMORY SIZE	BLOCK	JUMPER A/B
27128	16K	1	NONE
27256	32K	1 (LOW)	B
		2 (HIGH)	NONE
27512	64K	1 (LOW)	A & B
		2	A
		3	B
		4 (HIGH)	NONE

FOR 32K RAM IN PLACE OF EPROM
J7 - NONE
J8 - INSTALL


32K RAM AT 8000-FFFF
8K RAM AT A000-BFFF (8K)
AND E000-FFFF (8K)



NOTES: CPU MEMORY

DRAFTSMAN:	DATE:
GARRETT	9/30/99
ENGINEER:	DATE:
CHECKED BY:	DATE:

ELECTRO-MECH SCOREBOARD CO.			
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA 31096 (912) 864-3366			
DRAWING TITLE:			
SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH)			
SIZE	FSCM NO.	DWG NO.	REV
A		SCH_1802_CPU_BOARD.DWG	
SCALE: N/A			SHEET: 4 OF 10

[illegible]

CYCLE = 4.47US
F/E = 8.94US
TPB = 560NS

IF INTERRUPT DISABLE
IS REQUIRED
CUT TRACE BETWEEN
PINS 1 AND 2 OF J10
AND INSTALL JUMPER


NOTES: POWER ON RESET, CPU CLOCK
WATCHDOG TIMER AND TIMER CLOCKS

DRAFTSMAN:	DATE:
GARRETT	10/1/99
ENGINEER:	DATE:
CHECKED BY:	DATE:

ELECTRO-MECH SCOREBOARD CO.			
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA. 31096 (912) 864-3366			
DRAWING TITLE:			
SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH)			
SIZE	FSCM NO.	DWG NO.	REV
A		SCH_1802_CPU_BOARD.DWG	
SCALE: N/A		SHEET: 5 OF 10	

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED

FNAME
 REVD
 DATE
 USER




NOTES: POWER ON RESET, CPU CLOCK
 WATCHDOG TIMER AND TIMER CLOCKS

DRAFTSMAN:	DATE:
GARRETT	10/1/99
ENGINEER:	DATE:
CHECKED BY:	DATE:
APPLICATION	

ELECTRO-MECH SCOREBOARD CO.			
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA 31096 (912) 864-3366			
DRAWING TITLE:			
SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH)			
SIZE	FSCM NO.	DWG NO.	REV
A		SCH_1802_CPU_BOARD.DWG	

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED



NOTES: BIT I/O

DRAFTSMAN:	DATE:
GARRETT	10/1/99
ENGINEER:	DATE:
CHECKED BY:	DATE:



APPLICATION

ELECTRO-MECH SCOREBOARD CO.			
P.O. BOX 102 #3 INDUSTRIAL PARKWAY WRIGHTSVILLE, GA 31096 (912) 864-3366			
DRAWING TITLE:		SCHEMATIC 1802 CPU BOARD (ELECTRO-MECH)	
SIZE	FSCM NO.	DWG NO.	REV
A		SCH_1802_CPU_BOARD.DWG	
SCALE: N/A		SHEET: 7 OF 10	



SCALE: N/A	SHEET: 8 OF 10
------------	----------------

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED

REV

HEET: 9 OF 10

