Subtract (without overflow)

Put the difference of registers rs and rt into register rd.

Exclusive OR

Put the logical XOR of registers ns and nt into register nd.

XOR immediate

Put the logical XOR of register rs and the zero-extended immediate into register rt.

Constant-Manipulating Instructions

Load upper immediate

Load the lower halfword of the immediate imm into the upper halfword of register rt. The lower bits of the register are set to 0.

Load immediate

Move the immediate imminto register rdest.

Comparison Instructions


Set less than

Set less than unsigned




Set register rd to 1 if register rs is less than rt, and to 0 otherwise.

Set less than immediate



Set less than unsigned immediate



Set register rt to 1 if register rs is less than the sign-extended immediate, and to 0 otherwise.

Set equal

Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

Set greater than equal

Set greater than equal unsigned

Set register rdest to 1 if register rsrc1 is greater than or equal to rsrc2, and to 0 otherwise.

Set greater than

Set greater than unsigned

```
sgtu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is greater than rsrc2, and to 0 otherwise.

Set less than equal

```
sle rdest, rsrc1, rsrc2 pseudoinstruction
```

Set less than equal unsigned

```
sleu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.

Set not equal

```
sne rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is not equal to rsrc2, and to 0 otherwise.

Branch Instructions

Branch instructions use a signed 16-bit instruction *offset* field; hence they can jump $2^{15} - 1$ *instructions* (not bytes) forward or 2^{15} instructions backwards. The *jump* instruction contains a 26-bit address field. In actual MIPS processors, branch instructions are delayed branches, which do not transfer control until the instruction following the branch (its "delay slot") has executed (see Chapter 6). Delayed branches affect the offset calculation, since it must be computed relative to the address of the delay slot instruction (PC + 4), which is when the branch occurs. SPIM does not simulate this delay slot, unless the <code>-bare</code> or <code>-delayed_branch</code> flags are specified.

In assembly code, offsets are not usually specified as numbers. Instead, an instructions branch to a label, and the assembler computes the distance between the branch and the target instructions.

In MIPS32, all actual (not pseudo) conditional branch instructions have a "likely" variant (for example, beq's likely variant is beq1), which does *not* execute the

instruction in the branch's delay slot if the branch is not taken. Do not use these instructions; they may be removed in subsequent versions of the architecture. SPIM implements these instructions, but they are not described further.

Branch instruction


b label

pseudoinstruction

Unconditionally branch to the instruction at the label.


Branch coprocessor false






Branch coprocessor true

bc1t cc label



Conditionally branch the number of instructions specified by the offset if the floating point coprocessor's condition flag numbered *cc* is false (true). If *cc* is omitted from the instruction, condition code flag 0 is assumed.

Branch on equal



Conditionally branch the number of instructions specified by the offset if register rs equals rt.

Branch on greater than equal zero





Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.

Branch on greater than equal zero and link

Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.

Branch on greater than zero



Conditionally branch the number of instructions specified by the offset if register rs is greater than 0.

Branch on less than equal zero

Conditionally branch the number of instructions specified by the offset if register rs is less than or equal to 0.

Branch on less than and link

Conditionally branch the number of instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.

Branch on less than zero

Conditionally branch the number of instructions specified by the offset if register rs is less than 0.

Branch on not equal

Conditionally branch the number of instructions specified by the offset if register rs is not equal to rt.

Branch on equal zero

beqz rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if rsrc equals 0.

Branch on greater than equal

bge rsrc1, rsrc2, label pseudoinstruction

Branch on greater than equal unsigned

bgeu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.

Branch on greater than

bgt rsrc1, src2, label pseudoinstruction

Branch on greater than unsigned

bgtu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.

Branch on less than equal

ble rsrc1, src2, label pseudoinstruction

Branch on less than equal unsigned

bleu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.

Branch on less than

blt rsrc1, rsrc2, label pseudoinstruction

Branch on less than unsigned

bltu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than rsrc2.

Branch on not equal zero

bnez rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc is not equal to 0.

Jump Instructions

Jump

Unconditionally jump to the instruction at target.

Jump and link

Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.

Jump and link register



Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).


Jump register



Unconditionally jump to the instruction whose address is in register rs.


Trap Instructions

Trap if equal




If register rs is equal to register rt, raise a Trap exception.

Trap if equal immediate




If register rs is equal to the sign extended value imm, raise a Trap exception.

Trap if not equal



If register rs is not equal to register rt, raise a Trap exception.

Trap if not equal immediate



If register rs is not equal to the sign extended value imm, raise a Trap exception.

MIPS Reference Data



1

_				•	
CORE INSTRUCTI	ON SE				OPCODE
VI.V. (C. 10 T. 10	NT C	FOR-			/ FUNCT
NAME, MNEMO		MAT		(1)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		$0 / 08_{hex}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	$R[rt]=\{16\text{'b0,M}[R[rs] + \text{SignExtImm}](15:0)\}$	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23_{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		$0/25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	0 (2)	a_{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		$0 / 00_{hex}$
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0/02_{hex}$
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	$28_{ m hex}$
Store Conditional	sc	I	$\begin{aligned} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic)? 1:0 \end{aligned}$	(2,7)	$38_{ m hex}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{hex}$
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$
	(2) Sig (3) Zer (4) Bra	nExtI oExtI nchA	se overflow exception mm = { 16{immediate[15]}, imme mm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, immediate dr = { PC+4[31:28], address, 2'b	diate,	

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 (
I	opcode	rs	rt		immediate	2
	31 26	25 21	20 16	15		(
J	opcode			address		
	31 26	25				(

(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

ARITHMETIC CORE INSTRUCTION SET

		•	/ FMT /FT
	FO		/ FUNCT
NAME, MNEMONI			(Hex)
Branch On FP True bo		-(
Branch On FP False bo	olf F	I if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
	iv R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
	lvu R	[],[],[] (-)	
	d.s Fl	L-3 L-3 L-3	11/10//0
FP Add	d.d Fl	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double		{F[ft],F[ft+1]}	
FP Compare Single c.	v.s* Fl	(1 1 1 1)	11/10//y
FP Compare	r.d* Fl	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//y
Double		{F[ft],F[ft+1]})?1:0	11/11/ //
		s = -, <, or < =) (y is 32, 3c, or 3e)	11/10/ /2
	v.s Fl	R F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	v.d Fl	$ \begin{array}{ll} \{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} / \\ \{F[fd],F[fd+1]\} & \\ \{F[fd],F[fd+1]\} \end{array} $	11/11//3
	l.s Fl	{F[ft],F[ft+1]}	11/10//2
FP Multiply Single mu FP Multiply	I.S FI	L-3 L-3 L-3	11/10//2
Double mu	1.d Fl	$ \begin{array}{l} \{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} * \\ \{F[ft],F[ft+1]\} \end{array} $	11/11//2
	b.s Fl	(2 3 2 3)	11/10//1
FP Subtract		(E(64) E(64±11) = (E(64) E(6±11)	11/10//1
Double sui	b.d Fl	R {F[ft],F[ft+1]} - {F[ft],F[ft+1]} - {F[ft],F[ft+1]}	11/11//1
	rc1 I	(1 3 1 3)	31//
Load FP		E[et]=M[D[ec]+SignEvtImm]: (2)	
Double 1c	dc1 I	F[rt+1]=M[R[rs]+SignExtImm+4]	35//
	hi R		0 ///10
	lo R	[]	0 ///12
Move From Control mf		[]	10 /0//0
	ılt R	. , . ,	0///18
	ltu R	(,)[]	
	ra R	(,)[][] (*)	0//-3
	vc1 I		
Store FP		M[D[rel+SignEvtImm] = E[rt]: (2)	
Double	del I	M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
		[[-] - 6	

(2) OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

10111117	TIVIE, ITOIVIE	DEIT, GOE, GALL GOITTE	
NAME	NUMBER	USE	PRESERVEDACROSS
NAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No


OPCOD	ES, BASE	CONVER	RSIC	ON, A	SCII	SYMB	OLS		(3)	
	(1) MIPS	(2) MIPS		- ,			ASCII		Hexa-	ASC
opcode	funct	funct	Bi	nary	Deci-	deci-	Char-	Deci-	deci-	Char
31:26)	(5:0)	(5:0)			mal	mal	acter	mal	mal	acte
(1)	sll	add.f	00	0000	0	0	NUL	64	40	(a)
(1)	311	sub.f		0001	1	1	SOH	65	41	Ā
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	C
beq	sllv	sgrt.f		0100	4	4	EOT	68	44	D
-	SIIV			0101	5	5	ENQ	69	45	E
bne	1	abs.f		0110	6	6	ACK	70	46	F
blez	srlv	mov.f				7				
bgtz	srav	neg.f		0111	7		BEL	71	47	G
addi	jr			1000	8	8		72	48	H
addiu	jalr			1001			HT	73	49	I
slti	movz			1010	10	a	LF	74	4a	J
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	c	FF	76	4c	L
ori	break	trunc.w.f		1101	13	d	CR	77	4d	M
xori		ceil.w.f		1110	14	e	SO	78	4e	N
lui	sync	floor.w.f		1111	15	f	SI	79	4f	О
	mfhi		01	0000	16	10	DLE	80	50	P
(2)	mthi		01	0001	17	11	DC1	81	51	Q
	mflo	movz.f	01	0010	18	12	DC2	82	52	R
	mtlo	movn.f	01	0011	19	13	DC3	83	53	S
			01	0100	20	14	DC4	84	54	Т
			01	0101	21	15	NAK	85	55	U
			01	0110	22	16	SYN	86	56	V
			01	0111	23	17	ETB	87	57	W
	mult			1000	24	18	CAN	88	58	X
	multu			1001	25	19	EM	89	59	Y
	div			1010	26	1a	SUB	90	5a	Z
	divu			1011	27	1b	ESC	91	5b	Ĩ
	aiva			1100	28	1c	FS	92	5c	-
				1101	29	1d	GS	93	5d	ì
				1110	30	1e	RS	94	5e	\]
				1111	31	1f	US	95	5f	
7.1	1.1			0000	32			96	60	
lb	add	cvt.s.f				20	Space			
lh	addu	$\operatorname{cvt.d} f$		0001	33	21	!	97	61	a
lwl	sub			0010	34	22		98	62	b
lw	subu			0011	35	23	#	99	63	c
lbu	and	cvt.w.f		0100	36	24	\$	100	64	d
lhu	or			0101	37	25	%	101	65	e
lwr	xor			0110	38	26	&	102	66	f
	nor			0111	39	27	,	103	67	g
sb				1000	40	28	(104	68	h
sh			10	1001	41	29)	105	69	i
swl	slt		10	1010	42	2a	*	106	6a	j
SW	sltu		10	1011	43	2b	+	107	6b	k
			10	1100	44	2c	,	108	6c	- 1
			10	1101	45	2d	-	109	6d	m
swr			10	1110	46	2e		110	6e	n
cache			10	1111	47	2f	/	111	6f	o
11	tge	c.f.f		0000	48	30	0	112	70	p
lwc1	tgeu	c.un.f		0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f	1	0010	50	32	2	114	72	r
pref	tltu	c.ueq.f		0011	51	33	3	115	73	s
	teq	c.olt.f		0100	52	34	4	116	74	t
ldc1	ccd	c.ult.f		0101	53	35	5	117	75	u
	tno	<i>J</i> _		0110	54	36	6	118	76	
ldc2	tne	c.ole.f								V
		c.ule.f		0111	55	37	7	119	77	W
sc		c.sf.f		1000	56	38	8	120	78	X
swc1		c.ngle.f		1001	57	39	9	121	79	У
swc2		c.seq.f		1010	58	3a	:	122	7a	Z
		c.ngl f		1011	59	3b	;	123	7b	{
		c.lt.f		1100	60	3c	<	124	7c	
sdc1		c.nge.f	11	1101	61	3d	=	125	7d	}
sdc2		c.le.f	11	1110	62	3e	>	126	7e	~
		c.ngt.f		1111	63	3f	?	127	7f	DEI

(1) opcode(31:26) == 0 (2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$ = d (double)


IEEE 754 FLOATING-POINT STANDARD


 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:



4





DATA ALIGNMENT

Double Word									
	Wo	rd		Word					
Halfw	ord	Half	word	Hal	fword	Half	word		
Byte	Byte Byte Byte B			Byte	Byte	Byte	Byte		
0	1	2	3	4	5	6	7		

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

Cr	111	ON CONTROL REC	اداد	Ens. CAU	36	- AIVI	J 31F	1103			
	В			Interrupt				ception			
	D			Mask				Code			
	31		15		8		6		2		
				Pending				U		Е	Ι
				Interrupt				M		L	Е
			15		8			4		1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception	
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception	
4	AdEL	Address Error Exception	10	RI	Reserved Instruction	
-	Auel	(load or instruction fetch)	10	KI	Exception	
5	AdES	Address Error Exception	11	CpU	Coprocessor	
'	AuLS	(store)	11 Ср		Unimplemented	
6	IBE	Bus Error on	12	Ov	Arithmetic Overflow	
0	IDL	Instruction Fetch	12	Ov	Exception	
7	DBE	Bus Error on	13	Tr	Trap	
_ ′	DBE	Load or Store	13	11	пар	
8	Sys	Syscall Exception	15	FPE	Floating Point Exception	

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 ⁻¹⁵	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10 ⁻⁶	micro-	10 ⁻¹⁸	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 ⁻⁹	nano-	10-21	zepto-
$10^{12}, 2^{40}$	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-
The symbol	for each	prefix is jus	st its first	letter, e	except µ	is used	for micro