









**BQ25155** SLUSDO1A -JUNE 2019-REVISED JULY 2019

# BQ25155 I<sup>2</sup>C Controlled 1-Cell 500-mA Linear Battery Charger With 10-nA Ship Mode, PowerPath With Regulated System (PMID) Voltage, ADC, and LDO

# **Features**

- Linear battery charger with 1.25-mA to 500-mA fast charge current range
  - 0.5% Accurate I<sup>2</sup>C programmable battery regulation voltage ranging from 3.6 V to 4.6 V in 10-mV steps
  - Configurable termination current supporting down to 0.5 mA
  - 20-V Tolerant input with typical 3.4-V to 5.5-V input voltage operating range
  - Programmable thermal charging profile, fully configurable hot, warm, cool and cold thresholds
- PowerPath management for powering system and charging battery
  - I<sup>2</sup>C Programmable regulated system voltage (PMID) ranging from 4.4V to 4.9V in addition to battery voltage tracking and Input pass-though options
  - Dynamic power path management optimizes charging from weak adapters
  - Advanced I<sup>2</sup>C control allows host to disconnect the battery or adapter as needed
- I<sup>2</sup>C Configurable load switch or up to 150-mA LDO output
  - Programmable range from 0.6 V to 3.7 V in 100-mV steps
- Ultra low Iddq for extended battery life
  - 10-nA Ship mode battery Iq
  - 400-nA Ig While powering the system (PMID and VDD on)
- One push-button wake-up and reset input with adjustable timers
  - Supports system power cycle and HW reset
- 16-Bit ADC
  - Monitoring of charge current, battery thermistor and battery, input and system (PMID) voltages
  - General purpose ADC input
- Always on 1.8-V VDD LDO supporting loads up to
- 20-Pin 2-mm x 1.6-mm CSP package
- 12-mm<sup>2</sup> Total solution size

# 2 Applications

- Headsets, earbuds and hearing aids
- Smart watches and smart trackers
- Wearable fitness & activity monitors
- Blood glucose monitors

# 3 Description

The BQ25155 is a highly integrated battery charge management IC that integrates the most common functions for wearable and portable devices, namely a charger, a regulated output voltage rail for system power, ADC for battery and system monitoring, a LDO, and push-button controller.


The BQ25155 IC integrates a linear charger with PowerPath that enables quick and accurate charging for small batteries while providing a regulated voltage to the system. The regulated system voltage (PMID) output may be configured through I2C based on the recommended operating condition of downstream IC's and system loads for optimal system operation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ25155	DSBGA (20)	2.00 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	33
2	Applications 1		8.5 Register Map	37
3	Description 1	9	Application and Implementation	92
4	Revision History2		9.1 Application Information	92
5	Description (continued)3		9.2 Typical Application	92
6	Pin Configuration and Functions 4	10	Power Supply Recommendations	98
7	Specifications	11	Layout	99
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	99
	7.2 ESD Ratings		11.2 Layout Example	<mark>9</mark> 9
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	100
	7.4 Thermal Information		12.1 Device Support	100
	7.5 Electrical Characteristics		12.2 Documentation Support	100
	7.6 Timing Requirements9		12.3 Community Resources	100
	7.7 Typical Characteristics		12.4 Trademarks	100
8	Detailed Description 14		12.5 Electrostatic Discharge Caution	100
•	8.1 Overview		12.6 Glossary	100
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	100

# 4 Revision History

Changes from Original (June 2019) to Revision A			е
•	Changed from Advance Information to Production Data		1



# 5 Description (continued)


The device supports charge current up to 500 mA and supports termination current down to 0.5 mA for maximum charge. The battery is charged using a standard Li-Ion charge profile with three phases: pre-charge, constant current and constant voltage regulation.

The device integrates advanced power path management and control that allows the device to provide power to the system while charging the battery even with poor adapters. The host may also control the power path through I<sup>2</sup>C allowing it to disconnect the input adapter and/or battery without physically removing them. The single push-button input eliminates the need of a separate button controller IC reducing the total solution footprint. The push-button input can be used for wake functions or to reset the system. A 16-bit ADC enables accurate battery voltage monitoring and can be used to enable a low lq gauging to monitor battery health. It can also be used to measure the battery temperature using a thermistor connected to the TS pin as well as external system signals through a pin. The low quiescent current during operation and shutdown enables maximum battery life. The input current limit, charge current, LDO output voltage, and other parameters are programmable through the I2C interface making the BQ25155 a very flexible charging solution. A voltage-based JEITA compatible (or standard HOT/COLD) battery pack thermistor monitoring input (TS) is included that monitors battery temperature and automatically changes charge parameters to prevent the battery from charging outside of its safe temperature range. The temperature thresholds are also programable through I2C allowing the host to customize the thermal charging profile. The charger is optimized for 5-V USB input, with 20-V absolute maximum tolerance to withstand line transients. The device also integrates a linear regulator to provide a guiet rail for radios or processors and can be independently sourced and controlled through I<sup>2</sup>C.



# 6 Pin Configuration and Functions





## **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
IN	A1	1	DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least $1-\mu F$ of capacitance using a ceramic capacitor.		
PMID	A2, B2	I/O	Regulated System Output. Connect 22-µF capacitor from PMID to GND as close to the PMID and GND pins as possible. If operating in VIN Pass-Through Mode (PMID_REG = 111) a lower capacitor value may be used (at least 3-µF of ceramic capacitance with DC bias derating). Note: Shorting PMID to IN pin is not recommended as it may cause large discharge current from battery to IN if IN pin is not truly floating.		
GND	A4	PWR	Ground connection. Connect to the ground plane of the circuit.		
VDD	D1	0	Digital supply LDO. Connect a 2.2-μF from this pin to ground. A 4.7-μF capacitor to gr recommended if loaded externally.		
CE	C2	I	Charge Enable. Drive $\overline{\text{CE}}$ low or leave disconnected to enable charging when VIN is valid. Drive $\overline{\text{CE}}$ high to disable charge when VIN is present. $\overline{\text{CE}}$ is pulled low internally with 900-kΩ resistor. $\overline{\text{CE}}$ has no effect when VIN is not present.		
SCL	E3	I/O	I <sup>2</sup> C Interface Clock. Connect SCL to the logic rail through a 10-kΩ resistor.		
SDA	E2	1	$I^2C$ Interface Data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.		
ĪР	D3	ı	Low Power Mode Enable. Drive this pin low to enable the device in low power mode when powered by the battery. $\overline{LP}$ is pulled low internally with 900-k $\Omega$ resistor. This pin has no effect when VIN is present.		
ĪNT	D2	0	INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128-μs pulse is sent out as an interrupt for the host. INT is enabled/disabled using the MASK_INT bit in the control register.		
ADCIN	C4	I	Input Channel to the ADC. Maximum ADC range 1.2 V.		



#### Pin Functions (continued)

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
MR	C1	I	Manual Reset Input. $\overline{\text{MR}}$ is a general purpose input that must be held low for greater than $t_{\text{HWRESET}}$ to go into HW Reset and power cycle the output rails. If $\overline{\text{MR}}$ is also used to wake up the device out of Ship Mode when pressed for at least $t_{\text{WAKE1}}$ . MR has in internal 125-k $\Omega$ pull-up resistor to BAT.		
LS/LDO	D4	0	Load Switch or LDO output. Connect 2.2 µF of ceramic capacitance to this pin to assure stability. Be sure to account for capacitance bias voltage derating when selecting the capacitor.		
VINLS	E4	I	Input to the Load Switch / LDO output. Connect at least 1 $\mu F$ of ceramic capacitance from this pin to ground.		
BAT	A3, B3	I/O	Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with at least 1 µF of ceramic capacitance.		
TS	B4	I	Battery Pack NTC Monitor. Connect TS to a 10-k $\Omega$ NTC thermistor in parallel to a 10-k $\Omega$ resistor. If TS function is not to be used connect a 5-k $\Omega$ resistor from TS to ground.		
PG	B1	0	Open-drain Power Good status indication output. $\overline{PG}$ is pulled to GND when VIN is above $V_{BAT}+V_{SLP}$ and less than $V_{OVP}$ . $\overline{PG}$ is high-impedance when the input power is not within specified limits. Connect $\overline{PG}$ to the desired logic voltage rail using a 1-k $\Omega$ to 100-k $\Omega$ resistor, or use with an LED for visual indication. $\overline{PG}$ can also be configured through I <sup>2</sup> C as a push-button level shifted output ( $\overline{MR}$ ), where the output of the $\overline{PG}$ pin reflects the status of the $\overline{MR}$ input, but pulled up to the desired logic voltage rail using a 1-k $\Omega$ to 100-k $\Omega$ resistor. The $\overline{PG}$ pin can also be configured as a general purpose open drain output.		
VIO	E1	I	System IO supply. Connect to system IO supply to allow level shifting of input signals (SDA, SCL, LP and CE) to the device internal digital domain. Connect to VDD when external IO supply is not available.		
NC	C3	I	No Connect. Connect to ground if possible for better thermal dissipation or leave floating. Do not connect to a any voltage source or signal to avoid higher quiescent current.		

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN	-0.3	20	V
Voltage	TS, ADCIN, VDD, NC	-0.3	1.95	V
	All other pins	-0.3	5.5	V
Current Junction temperate	IN	0	800	mA
	BAT, PMID	-0.5	1.5	Α
	INT, ADCIN, PG	0	10	mA
Junction tem	perature, T <sub>J</sub>	-40	125	°C
Storage temp	perature, T <sub>stg</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Floatrootatia diaaharra	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>(ESD)</sub> E	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	<b>v</b>

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{BAT}$	Battery voltage range	2.4	4.6	V
$V_{IN}$	Input voltage range	3.15	5.25 <sup>(1)</sup>	V
V <sub>INLS</sub>	LDO input voltage range	2.2	5.25 <sup>(1)</sup>	V
V <sub>IO</sub>	IO supply voltage range	1.2	3.6	V
V <sub>ADCIN</sub>	ADC input voltage range	0	1.2	V
I <sub>LDO</sub>	LDO output current	0	100	mA
I <sub>PMID</sub>	PMID output current	0	500	mA
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

<sup>(1)</sup> Based on minimum  $V_{\mbox{\scriptsize OVP}}$  value. 5.5V under typical conditions

#### 7.4 Thermal Information

		BQ25155	
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20-PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	36.1	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	17.7	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V. -40°C <  $T_J$  < 125°C unless otherwise noted. Typical data at  $T_J$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	JRRENTS					
		$\begin{array}{l} {\sf PMID\_MODE} = 01,  {\sf V_{IN}} = 5{\sf V},  {\sf V_{BAT}} = \\ 3.6{\sf V} \end{array}$			500	μA
I <sub>IN</sub>	Input supply current	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 5\text{V}$ , $\text{V}_{\text{BAT}} = 3.6\text{V}$ Charge Disabled			2	mA
I <sub>BAT_SHIP</sub>	Battery Discharge Current in Ship Mode	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 60^{\circ}\text{C} \text{ ,V}_{\text{IN}} = 0\text{V} \text{ , V}_{\text{BAT}} = 3.6\text{V}$		10	150	nA
	I <sub>BAT_LP</sub> Battery Quiescent Current in Low-power Mode	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 60^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 0\text{V}$ , $\text{V}_{\text{BAT}} = 3.6\text{V}$ , LDO Disabled		0.46	1.2	μΑ
'BAT_LP		$0^{\circ}\text{C} < \text{T}_{\text{J}} < 60^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 0\text{V}$ , $\text{V}_{\text{BAT}} = 3.6\text{V}$ , LDO Enabled		1.7	3.5	μA
I <sub>BAT_ACTI</sub>	Battery Quiescent Current in Active	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 0\text{V}$ , $\text{V}_{\text{BAT}} = 3.6\text{V}$ , LDO Disabled		18	25	μA
VE	Mode	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 0\text{V}$ , $\text{V}_{\text{BAT}} = 3.6\text{V}$ , LDO Enabled		21	27	μA
POWER F	PATH MANAGEMENT AND INPUT CURRI	ENT LIMIT				
V <sub>PMID_RE</sub>	Default System (PMID) Regulation Voltage			4.5		V
$V_{PMID\_RE}$		$V_{IN}$ = 5V, $V_{PMID\_REG}$ = 4.5V. $I_{PMID}$ = 100mA, $T_J$ = 25°C	-1		1	%
G_ACC	System Regulation Voltage Accuracy	$V_{IN} = 5V$ , $V_{PMID\_REG} = 4.5V$ . $I_{PMID} = 0$ - 500mA	-3		3	%

<sup>(2)</sup> Measured in BQ25155EVM board.



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V. -40°C <  $T_J$  < 125°C unless otherwise noted. Typical data at  $T_J$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>ON(IN-</sub> PMID)	Input FET ON resistance	I <sub>ILIM</sub> = 500mA (ILIM = 110), V <sub>IN</sub> = 5V, I <sub>IN</sub> = 150mA		280	520	mΩ
V <sub>BSUP1</sub>	Enter supplements mode threshold	V <sub>BAT</sub> > V <sub>BATUVLO</sub> , DPPM enabled or Charge disabled		$V_{PMID} < V_{BAT} - 40 mV$		mV
V <sub>BSUP2</sub>	Exit supplements mode threshold	$V_{BAT} > V_{BATUVLO}$ , DPPM enabled or Charge disabled		$V_{PMID} < V_{BAT} - 20mV$		mV
		Programmable Range	50		600	mA
		I <sub>ILIM</sub> = 50mA		45	50	mA
I <sub>ILIM</sub>	Input Current Limit	I <sub>ILIM</sub> = 100mA		90	100	mA
		I <sub>ILIM</sub> = 150mA		135	150	mA
		I <sub>ILIM</sub> = 500mA		450	500	mA
	Input DPM voltage threshold where current in reduced	Programmable Range	4.2		4.9	V
	Accuracy		-3		3	%
BATTERY	CHARGER					
	PMID voltage threshold when charge current is reduced	V <sub>PMID</sub> - V <sub>BAT</sub>		200		mV
R <sub>ON(BAT-</sub> PMID)	Battery Discharge FET On Resistance	$V_{BAT} = 4.35V, I_{BAT} = 100mA$		100	175	mΩ
V	Charge Voltage	Programmable charge voltage range	3.6		4.6	V
V <sub>BATREG</sub>	Voltage Regulation Accuracy		0.5		0.5	%
	Fast Charge Programmable Current Range	V <sub>LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	1.25		500	mA
	Fast Charge Current Accuracy	$T_J = 25$ °C, $I_{CHARGE} > 5$ mA	<b>-</b> 5		5	%
I <sub>PRECHAR</sub>	Precharge current	Precharge current programmable range	1.25		77.5	mA
	Precharge Current Accuracy	-40°C < T <sub>J</sub> < 85°C	-10		10	%
	Termination Charge Current	Termination Current Programmable Range	1		31	%
I <sub>TERM</sub>	Acquirocu	T <sub>J</sub> = 25°C, I <sub>TERM</sub> = 10% I <sub>CHARGE</sub> , I <sub>CHARGE</sub> = 100mA	<b>–</b> 5		5	%
4	Accuracy	-10°C < T <sub>J</sub> < 85°C, I <sub>TERM</sub> = 10% I <sub>CHARGE</sub> , I <sub>CHARGE</sub> = 100mA	-10		10	%
	Programmable voltage threshold for pre- charge to fast charge transitions	VBAT rising. Programmable Range	2.8		3	V
	Battery voltage threshold for short detection	VBAT falling, VIN = 5V	2.41	2.54	2.67	V
	Charge Current in Battery Short Condition	V <sub>BAT</sub> < V <sub>SHORT</sub>		I <sub>PRECHAR</sub> GE		mA
V	Recharge Threshold voltage	$V_{BAT}$ falling, $V_{BATREG} = 4.2V$ , $V_{RCH} = 140$ mV setting		140		mV
$V_{RCH}$	Recharge Threshold Voltage	$V_{BAT}$ falling, $V_{BATREG}$ = 4.2V, $V_{RCH}$ = 200mV setting		200		mV
R <sub>PMID_PD</sub>	PMID pull-down resistance	V <sub>PMID</sub> = 3.6V		25		Ω
VDD				-	*	
V <sub>DD</sub>	VDD LDO output voltage	$V_{BAT} = 3.6V, V_{IN} = 0V, 0 < I_{LOAD\_VDD} < 10mA$		1.8		V
I <sub>LOAD_VD</sub>	Maximum VDD External load capability	V <sub>PMID</sub> > 3V			10	mA
LS/LDO						



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V. -40°C <  $T_J$  < 125°C unless otherwise noted. Typical data at  $T_J$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range for Load switch Mode		0.8		5.5	V
V <sub>INLS</sub>	Input voltage range for LDO Mode		2.2 or V <sub>LDO</sub> + 500mV		5.5	V
	LDO programmable output voltage range		0.6		3.7	V
$V_{LDO}$	LDO suitaut sasurasu	T <sub>J</sub> = 25°C	-2		2	%
	LDO output accuracy	V <sub>LDO</sub> = 1.8V, V <sub>INLS</sub> =3.6V. I <sub>LOAD</sub> = 1mA	-3		3	%
$\Delta V_{OUT}/\Delta I$	DC Load Regulation	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}, 1 \text{ mA} < \text{I}_{\text{OUT}} < 150\text{mA}, \\ \text{V}_{\text{LDO}} = 1.8\text{V}$		1.2		%
$\Delta V_{OUT}/\Delta V_{IN}$	DC Line Regulation	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , Over $\text{V}_{\text{INLS}}$ range, $\text{I}_{\text{OUT}}$ = 100mA, $\text{V}_{\text{LDO}}$ = 1.8V		0.5		%
R <sub>DOSN_L</sub> DO	Switch On resistance	V <sub>INLS</sub> = 3.6V		250	450	mΩ
R <sub>DSCH_LS</sub>	Discharge FET On-resistance for LS	V <sub>INLS</sub> = 3.6V		40		Ω
I <sub>OCL_LDO</sub>	Output Current Limit	$V_{LS/LDO} = 0V$	200	300		mA
I <sub>IN_LDO</sub>	LDO VINLS quiescent current in LDO mode	$V_{BAT} = V_{INLS} = 3.6V$		0.9		μΑ
	OFF State Supply Current	$V_{BAT} = V_{INLS} = 3.6V$		0.25		μΑ
ADC						
Resolutio n	Bits reported by ADC			16		Bits
		ADC_SPEED = 00		24		ms
tadc_con (	0	ADC_SPEED = 01		12		ms
	Conversion-time	ADC_SPEED = 10		6		ms
		ADC_SPEED = 11		3		ms
Resolutio	Effective Decelution	ADC_SPEED = 00		12		Bits
n	Effective Resolution	ADC_SPEED = 10		10		Bits
	ADC TS Accuracy	ADC_SPEED = 00, $V_{TS} = 0.4V$ , -10°C < $T_J < 85$ °C	<b>-1</b> .		1	%
Accuracy	ADC ADCIN Accuracy	ADC_SPEED = 00, V <sub>ADCIN</sub> = 0.4V, -10°C < T <sub>J</sub> < 85°C	-1		1	%
	ADC VBAT Accuracy	ADC_SPEED = 00, $V_{BAT} = 4.2V$ , -10°C < $T_{J} < 85$ °C	-0.4		0.4	%
BATTERY	PACK NTC MONITOR				·	
$V_{HOT}$	High temperature threshold	V <sub>TS</sub> falling, -10°C < T <sub>J</sub> < 85°C	0.182	0.185	0.189	V
$V_{WARM}$	Warm temperature threshold	V <sub>TS</sub> falling, -10°C < T <sub>J</sub> < 85°C	0.262	0.265	0.268	V
V <sub>COOL</sub>	Cool temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.510	0.514	0.518	V
$V_{COLD}$	Cold temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.581	0.585	0.589	V
V <sub>OPEN</sub>	TS Open threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C		0.9		V
V <sub>HYS</sub>	Threshold hysteresis			4.7		mV
I <sub>TS_BIAS</sub>	TS bias current	-10°C < T <sub>J</sub> < 85°C	78.4	80	81.6	μΑ
PROTECT	TION				"	
		V <sub>IN</sub> rising		3.4		V
$V_{UVLO}$	IN active threshold voltage	V <sub>IN</sub> falling		3.25		V



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V. -40°C <  $T_J$  < 125°C unless otherwise noted. Typical data at  $T_J$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Battery undervoltage Lockout Threshold Voltage	Programmable range, 150 mV Hysteresis	2.4		3	V
$V_{BATUVLO}$	Accuracy		-3		3	%
Battery undervoltage Lockout Threshold Voltage at Power Up		V <sub>BAT</sub> rising, V <sub>IN</sub> = 0V, T <sub>J</sub> = 25°C		3.15		V
V <sub>SLP_ENT</sub>	Sleep Entry Threshold (V <sub>IN</sub> - V <sub>BAT</sub> )	$2.0V < V_{BAT} < V_{BATREG}, V_{IN}$ falling		80		mV
$V_{\text{SLP\_EXIT}}$	Sleep Exit Threshold ( $V_{IN}$ - $V_{BAT}$ )	2.0V < V <sub>BAT</sub> < V <sub>BATREG</sub>		130		mV
\/	Input Supply Over Voltage Threshold	V <sub>IN</sub> rising	5.35	5.5	5.8	V
V <sub>OVP</sub>	input Supply Over Voltage Threshold	V <sub>IN</sub> falling (125mV hysteresis)		5.4		V
I <sub>BAT_OCP</sub>	Battery Over Current Threshold Programmable range	I <sub>BAT_OCP</sub> increasing	1200		1600	mA
	Current Limit Accuracy		-30		30	%
T <sub>SHUTDO</sub> WN	Thermal shutdown trip point			125		°C
$T_{HYS}$	Thermal shutdown trip point hysteresis			15		°C
I <sup>2</sup> C INTER	FACE (SCL and SDA)					
	I <sup>2</sup> C Frequency		100		400	kHz
$V_{IL}$	Input Low threshold level	$V_{PULLUP} = V_{IO} = 1.8V$			0.25 * V <sub>IO</sub>	V
$V_{\text{IH}}$	Input High Threshold level	$V_{PULLUP} = V_{IO} = 1.8V$	0.75 * V <sub>IO</sub>			V
$V_{OL}$	Output Low threshold level	$V_{PULLUP} = V_{IO} = 1.8V$ , $I_{LOAD} = 5mA$			0.25 * V <sub>IO</sub>	V
I <sub>LKG</sub>	High-level leakage Current	$V_{PULLUP} = V_{IO} = 1.8V$			1	μΑ
/MR INPU	Т		•		•	
$R_{PU}$	Internal pull up resistance		90	125	170	$k\Omega$
$V_{IL}$	/MR Input Low threshold level	$V_{BAT} > V_{BUVLO}$			0.3	V
/INT, /PG	OUTPUTS					
V <sub>OL</sub>	Output Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V, I <sub>LOAD</sub> = 5mA			0.25 * V <sub>IO</sub>	V
I <sub>LKG</sub>	/INT Hi level leakage Current	High Impedance, V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			1	μΑ
/CE, /LP II	NPUTS					
R <sub>PDOWN</sub>	/CE pull down resistance			900		kΩ
$V_{IL}$	Input Low threshold level	V <sub>IO</sub> = 1.8V			0.45	V
V <sub>IH</sub>	/CE Input High Threshold level	V <sub>IO</sub> = 1.8V	1.35			V

# 7.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTER	Y CHARGE TIMERS					
t <sub>MAXCHG</sub>	Charge safety timer	Programmable range	180		720	min
t <sub>PRECHG</sub>	Precharge safety timer			0.25 *	t <sub>MAXCHG</sub>	
WATCHD	OOG TIMERS		•			
t <sub>WATCHDO</sub> G_SW	SW Watchdog timer		25	50		s
t <sub>HW_RESE</sub>	HW reset watchdog timer	WATCHDOG_15S_ENABLE = 1			15	s
LDO		•	•		·	
t <sub>ON_LDO</sub>	Turn ON time	100mA load, to 90% V <sub>LDO</sub>		500		μs




# **Timing Requirements (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OFF_LDO</sub>	Turn OFF time	100mA load, to 10% V <sub>LDO</sub>		30		μs
t <sub>PMID_LDO</sub> _DELAY	Delay between PMID and LDO enable during power up	Startup		20		ms
PUSHBU	TTON TIMERS (/MR)		·		·	
	WAKE1 Timer. Time from /MR falling	MR_WAKE1_TIMER = 0	106	125	144	ms
t <sub>WAKE1</sub>	edge to INT being asserted.	MR_WAKE1_TIMER = 1	425	500	575	ms
<b>t</b>	WAKE2 Timer. Time from /MR falling	MR_WAKE2_TIMER = 0	0.85	1	1.15	s
t <sub>WAKE2</sub>	edge to INT being asserted.	MR_WAKE2_TIMER = 1	1.7	2	2.3	s
		MR_RESET_WARN = 00	0.42	0.5	0.58	s
t <sub>RESET</sub> w	RESET_WARN Timer. Time prior to HW	MR_RESET_WARN = 01	0.85	1	1.15	s
ARN	RESET	MR_RESET_WARN = 10	1.27	1.5	1.73	s
		MR_RESET_WARN = 11	1.7	2	2.3	s
		MR_HW_RESET = 00	3.4	4	4.6	s
t <sub>HW RESE</sub>	HW RESET Timer. Time from /MR falling edge to HW Reset	MR_HW_RESET = 01	6.8	8	9.2	s
T		MR_HW_RESET = 10	8.5	10	11.5	s
		MR_HW_RESET = 11	11.9	14	16.1	S
	RESTART Timer. Time from /MR HW Reset to PMID power up	AUTOWAKE = 00	0.52	0.6	0.68	S
t <sub>RESTART(</sub>		AUTOWAKE = 01	1.05	1.2	1.35	s
AUTOWAK E)		AUTOWAKE = 10	2.11	2.4	2.69	s
_,		AUTOWAKE = 11	4.4	5	5.6	s
PROTECT	TION					
t <sub>DGL_SLP</sub>	Deglitch time for supply rising above $V_{SLP} + V_{SLP\_HYS}$			120		μs
t <sub>DGL_OVP</sub>	Deglitch time for V <sub>OVP</sub> Threshold	VIN falling below V <sub>OVP</sub>		32		ms
t <sub>DGL_OCP</sub>	Battery OCP deglitch time			30		μs
t <sub>REC_SC</sub>	Recovery time, BAT Short Circuit during Discharge Mode			250		ms
t <sub>RETRY_S</sub>	Retry window for PMID or BAT short circuit recovery			2		S
t <sub>DGL_SHT</sub> DWN	Deglitch time, Thermal shutdown	T <sub>J</sub> rising above T <sub>SHUTDOWN</sub>		10		μs
I2C INTER	RFACE					
t <sub>WATCHDO</sub> G	I <sup>2</sup> C interface reset timer for host	When enabled		50		S
t <sub>I2CRESET</sub>	I <sup>2</sup> C interface inactive reset timer			500		ms
	NS (/CE and /LP)		<u> </u>			
t <sub>LP_EXIT_I</sub>	Time for device to exit Low-power mode and allow I <sup>2</sup> C communication	V <sub>IN</sub> = 0V.			1	ms



# 7.7 Typical Characteristics

 $C_{\text{IN}}$  = 1  $\mu\text{F}$ ,  $C_{\text{PMID}}$ = 10  $\mu\text{F}$ ,  $C_{\text{LSLDO}}$  = 2.2  $\mu\text{F}$ ,  $C_{\text{BAT}}$  = 1  $\mu\text{F}$  (unless otherwise specified)




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**





Submit Documentation Feedback

Figure 11. LDO Line Regulation (VLDO = 3.3 V)

Copyright © 2019, Texas Instruments Incorporated

Figure 12. LDO Line Regulation (VLDO = 3.6 V)



# **Typical Characteristics (continued)**

 $C_{\text{IN}}$  = 1  $\mu\text{F}$ ,  $C_{\text{PMID}}$ = 10  $\mu\text{F}$ ,  $C_{\text{LSLDO}}$  = 2.2  $\mu\text{F}$ ,  $C_{\text{BAT}}$  = 1  $\mu\text{F}$  (unless otherwise specified)




Figure 15. Charge Current Thermal Regulation

Copyright © 2019, Texas Instruments Incorporated

Product Folder Links: BQ25155




# 8 Detailed Description

#### 8.1 Overview

The BQ25155 IC is a highly programmable battery management device that integrates a 500-mA linear charger for single cell Li-Ion batteries, a 16-bit ADC, a general purpose LDO that may be configured as a load switch, and a push-button controller. Through it's I<sup>2</sup>C interface the host may change charging parameters such as battery regulation voltage and charge current, and obtain detailed device status and fault information. The host may also read ADC measurements for battery and input voltage among other parameters, including the ADCIN pin voltage. The push-button controller allows the user to reset the system without any intervention from the host and wake up the device from Ship Mode.

## 8.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



#### 8.3 Feature Description

## 8.3.1 Linear Charger and Power Path

The BQ25155 IC integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 500 mA. In addition to the charge current, other charging parameters can be programmed through I<sup>2</sup>C such as the battery regulation voltage, pre-charge current, termination current, and input current limit current.

The power path allows the system to be powered from PMID, even when the battery is dead or charging, by drawing power from IN pin. It also prioritizes the system load connected to PMID, reducing the charging current, if necessary, in order support the load when input power is limited. If the input supply is removed and the battery voltage level is above V<sub>BATUVLO</sub>, PMID will automatically and seamlessly switch to battery power.

There are several control loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), input current limit, VDPPM, and VINDPM. During the charging process, all loops are enabled and the one that is dominant takes control regulating the charge current as needed. The charger input has back to back blocking FETs to prevent reverse current flow from PMID to IN. They also integrate control circuitry regulating the input current and prevents excessive currents from being drawn from the IN power supply for more reliable operation.

The device supports multiple battery regulation voltage regulation settings (V<sub>BATREG</sub>) and charge current (I<sub>CHARGE</sub>) options to support multiple battery chemistries for single-cell applications.

A more detailed description of the charger functionality is presented in the following sections of this document.

## 8.3.1.1 Battery Charging Process

The following diagram summarizes the charging process of the BQ25155 charger.



# **Feature Description (continued)**




Figure 16. BQ25155 Charger Flow Diagram



## **Feature Description (continued)**

When a valid input source is connected ( $V_{IN} > V_{UVLO}$  and  $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$ ), the state of the  $\overline{CE}$  pin determines whether a charge cycle is initiated. When the  $\overline{CE}$  input is high and a valid input source is connected, the battery charge FET is turned off, preventing any kind of charging of the battery. A charge cycle is initiated when the CHARGE\_DISABLE bit is written to 0 and  $\overline{CE}$  pin in low. Table 1 shows the  $\overline{CE}$  pin and bit priority to enable/disable charging.

Table 1. Charge Enable Function Through CE Pin and CE Bit

CE PIN	CHARGE _DISABLE BIT	CHARGING
0	0	Enabled
0	1	Disabled
1	0	Disabled
1	1	Disabled

Figure 17 shows a typical charge cycle.




Figure 17. BQ25155 Typical Charge Cycle

#### 8.3.1.1.1 Pre-Charge

In order to prevent damage to the battery, the device will charge the battery at a much lower current level when the battery voltage ( $V_{BAT}$ ) is below the  $V_{LOWV}$  level. The pre-charge current ( $I_{PRECHARGE}$ ) can be programmed through  $I^2C$ . Once the battery voltage reaches  $V_{LOWV}$ , the charger will then operate in Fast Charge Mode, charging the battery at  $I_{CHARGE}$ .

During pre-charge, the safety timer is set to 25% of the safety timer value during fast charge.



#### 8.3.1.1.2 Fast Charge

The charger has two main control loops that control charging when  $V_{BAT} > V_{LOWV}$ : the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, typically when  $V_{BAT} < V_{BATREG} - 50$  mV, the battery is charged at the maximum charge current level  $I_{CHARGE}$ , unless there is a TS fault condition (JEITA operation), thermal charge current foldback is active, VINDPM is active, or DPPM is active. (See respective sections for details on these modes of operation.) Once the battery voltage approaches the  $V_{BATREG}$  level, the CV loop becomes more dominant and the charging current starts tapering off as shown in Figure 17. Once the charging current reaches the termination current ( $I_{TERM}$ ) charging is stopped. Note that to ensure that the battery is charged to  $V_{BATREG}$  level, the regulated PMID voltage should be set to at least 200mV above  $V_{BATREG}$ .

#### 8.3.1.1.3 Pre-Charge to Fast Charge Transitions and Charge Current Ramping

Whenever a change in the charge current setting is triggered, whether it occurs due to  $I^2C$  programming by the host, Pre-Charge/Fast Charge transition or JEITA TS control, the device will temporarily disable charging (for  $\sim 1$  ms) before updating the charge current value.

#### 8.3.1.1.4 Termination

The device will automatically terminate charging once the charge current reaches  $I_{TERM}$ , which is programmable through  $I^2C$ .

After termination the charger will operate in high impedance mode, disabling the BATFET to disconnect the battery. Power is provided to the system (PMID) by IN supply as long and  $V_{IN} > V_{UVLO}$  and  $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$ .

Termination is only enabled when the charger CV loop is active in fast charge operation. No termination will occur if the charge current reaches  $I_{TERM}$  while VINDPM or DPPM is active as well as the thermal regulation loop. Termination is also disabled when operating in the TS WARM region. The charger only goes to termination when the current drops to  $I_{TERM}$  due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned control loops.

#### 8.3.1.2 JEITA and Battery Temperature Dependent Charging

The charger can be configured through I<sup>2</sup>C setting to provide JEITA support, automatically reducing the charging current and voltage depending on the battery temperature as monitored by an NTC thermistor connected to the BQ25155 TS pin. See External NTC Monitoring (TS) section for details.

#### 8.3.1.3 Input Voltage Based Dynamic Power Management (VINDPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging would be interrupted by reducing the current drawn by charger in order to keep  $V_{IN}$  from dropping below  $V_{IN\_DPM}$ . The VINDPM function is disabled by default and may be enabled through  $I^2C$  command.

During the normal charging process, if the input power source is not able to support the programmed or default charging current and system load, the voltage at the IN pin decreases. Once the IN voltage drops to  $V_{IN\_DPM}$ , the VINDPM current and voltage loops will reduce the input current through the blocking FETs, to prevent the further drop of the supply voltage. The  $V_{IN\_DPM}$  threshold is programmable through the I<sup>2</sup>C register from 4.2 V to 4.9 V in 100-mV steps. It can be disabled completely as well. When the device enters this mode, the charge current may be lower than the set value and the  $V_{INDPM\_STAT}$  bit is set. If the 2X timer is set, the safety timer is extended while  $V_{IN\_DPM}$  is active. Additionally, termination is disabled.

#### 8.3.1.4 Dynamic Power Path Management Mode (DPPM)

With a valid input source connected, the power-path management circuitry monitors the input voltage and current continuously. The current into IN is shared at PMID between charging the battery and powering the system load connected at PMID. If the sum of the charging and load currents exceeds the preset maximum input current set by ILIM, PMID starts to drop. If PMID drops below the DPPM voltage threshold, the charging current is reduced by the DPPM loop through the BATFET. If PMID continues to drop after BATFET charging current is reduced to zero, the part will enter supplement mode when PMID falls below the supplement mode threshold ( $V_{BAT} - V_{BSUP1}$ ). Battery termination is disabled while in DPPM mode. The  $V_{DPPM}$  threshold is typically 200 mV above  $V_{BAT}$ . This will enable supporting lower input voltages to minimize losses through the linear charger.



#### 8.3.1.5 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at PMID reduces further. When the PMID voltage drops below the battery voltage by  $V_{BSUP1}$ , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the PMID pin rises above the battery voltage by  $V_{BSUP2}$ . During supplement mode, the battery supplement current is not regulated, however, the Battery Over-Current Protection mechanism is active. Battery charge termination is disabled while in supplement mode.

#### 8.3.2 Protection Mechanisms

#### 8.3.2.1 Input Over-Voltage Protection

The input over-voltage protection protects the device and downstream components connected to PMID, and BAT against damage from over-voltage on the input supply. When  $V_{\text{IN}} > V_{\text{OVP}}$  an OVP fault is determined to exist. During the OVP fault, the device turns the input FET off, sends a single 128-µs pulse on INT, and the VIN\_OVP\_FAULT FLAG and STAT bits are updated over I<sup>2</sup>C. Once the OVP fault is removed, the STAT bit is cleared and the device returns to normal operation. The FLAG bit is not cleared until it is read through I<sup>2</sup>C after the OVP condition no longer exists. The OVP threshold for the device is 5.5 V to allow operation from standard USB sources.

#### 8.3.2.2 Safety Timer and $l^2$ C Watchdog Timer

At the beginning of the charge cycle, the device starts the safety timer. If charging has not terminated before the programmed safety time,  $t_{MAXCHG}$ , expires, charging is disabled. The pre-charge safety time,  $t_{PRECHG}$ , is 25% of  $t_{MAXCHG}$ . When a safety timer fault occurs, a single 128-µs pulse is sent on the INT pin and the SAFETY\_TMR\_FAULT\_FLAG bit in the FLAG3 register is updated over I²C. The  $\overline{CE}$  pin or input power must be toggled in order to reset the safety timer and exit the fault condition. Note that the flag bit will be reset when the bit is read by the host even if the fault has not been cleared. The safety timer duration is programmable using the SAFETY\_TIMER bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2X\_TIMER bit that doubles the timer duration prevent premature safety timer expiration when the charge current is reduced by a high load on PMID (DPM operation), VIN DPM, thermal regulation, or a NTC (JEITA) condition. When 2X\_TIMER function is enabled, the timer is allowed to run at half speed when any loop is active other than CC or CV.

In addition to the safety timer, the device contains a 50-second  $I^2C$  watchdog timer that monitors the host through the  $I^2C$  interface. The watchdog timer is enabled by default and may be enabled by the host through  $I^2C$ . Once the watchdog timer is enabled, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the  $I^2C$  interface. If the watchdog timer expires without a reset from the  $I^2C$  interface, all charger parameters registers (ICHARGE, IPRECHARGE, ITERM, VLOWV, etc.) are reset to the default values.

#### 8.3.2.3 Thermal Protection and Thermal Charge Current Foldback

During operation, to protect the device from damage due to overheating, the junction temperature of the die,  $T_J$ , is monitored. When  $T_J$  reaches  $T_{SHUTDOWN}$  the device stops operation and is turned off. The device resumes operation when  $T_J$  falls below  $T_{SHUTDOWN}$  by  $T_{HYS}$ .

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current at a rate of  $(0.04 \text{ x I}_{CHARGE})$ /°C once  $T_J$  exceeds the thermal foldback threshold,  $T_{REG}$ . If the charge current is reduced to 0, the battery supplies the current needed to supply the PMID output. The thermal regulation threshold may be set through  $I^2C$  by setting the THERM\_REG bits to the desired value.

To ensure that the system power dissipation is under the limits of the device. The power dissipated by the device can be calculated using Equation 1:

$$P_{DISS} = P_{PMID} + P_{LS/LDO} + P_{BAT} \tag{1}$$

Where:

Submit Documentation Feedback



$$P_{PMID} = (V_{IN} - V_{PMID}) \times I_{IN} \tag{2}$$

$$P_{LS/LDO} = (V_{INLS} - V_{LS/LDO}) \times I_{LS/LDO}$$
(3)

$$P_{BAT} = (V_{PMID} - V_{BAT}) \times I_{BAT} \tag{4}$$

The die junction temperature, T<sub>.</sub>I, can be estimated based on the expected board performance using Equation 5:

$$T_{J} = T_{A} + \theta_{JA} \times P_{DISS} \tag{5}$$

The  $\theta_{JA}$  is largely driven by the board layout. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

## 8.3.2.4 Battery Short and Over Current Protection

In order to protect the device from over current and prevent excessive battery discharge current, the BQ25155 detects if the current on the battery FET exceeds  $I_{BAT\_OCP}$ . If the short circuit limit is reached for the deglitch time ( $t_{DGL\_OCP}$ ), the battery discharge FET is turned off and start operating in hiccup mode, re-enabling the BATFET  $t_{REC\_SC}$  (250 ms) after being turned off by the over-current condition. If the over-current condition is triggered upon retry for 3 to 7 consecutive times, the BATFET will then remain off until the part is reset or until Vin is connected and valid. If the over-current condition and hiccup operation occurs while in supplement mode where VIN is already present, VIN must be toggled in order for BATFET to be enabled and start another detection cycle.

This process protects the internal FET from over current. During this event PMID will likely droop and cause the system to shut down. It is recommended that the host read the Faults Register after waking up to determine the cause of the event.

In the case where the battery is suddenly shorted while charging and VBAT drops below  $V_{SHORT}$ , a fast comparator quickly reduces the charge current to  $I_{PRECHARGE}$  preventing fast charge current to be momentarily injected to the battery while shorted.

#### 8.3.2.5 PMID Short Circuit

A short on the PMID pin is detected when the PMID voltage drops below 1.6 V (PMID short threshold). PMID short threshold has a 200-mV hysteresis. When this occurs, the input FET temporarily disconnects IN for up to 200  $\mu$ s to prevent stress on the device if a sudden short condition happens, before allowing a softstart on the PMID output.

#### 8.3.3 ADC

The device uses a 16-bit ADC to report information on the input voltage, input current, PMID voltage, battery voltage, battery charge current, and TS pin voltage of the device. It can also make measurements from an external source through the ADCIN pin.

The host may select the function desired, perform an ADC read, and then read the values in the ADC registers. The details for the register functions are in the Register Map section.

#### 8.3.3.1 ADC Operation in Active Battery Mode and Low Power Mode

When the device is powered by the battery it is imperative that power consumption is minimized in order to maximize battery life. In order to limit the number of ADC conversions, and hence power consumption, the ADC conversions when in Active Battery Mode may be limited to a period determined by the ADC\_READ\_RATE bits. On the case where the ADC\_READ\_RATE is set to Manual Mode, the host will have to set the ADC\_CONV\_START bit to initiate the ADC conversion. Once the ADC conversion is completed and the data is ready, the ADC\_READY flag will be set and an interrupt will be sent to the host. In Low Power Mode the ADC remains OFF for minimal IC power consumption. The host will need to switch to Active Battery Mode (set LP high) before performing an ADC measurement.



#### 8.3.3.2 ADC Operation When VIN Present

When VIN is present and VDD is powered from VIN, the ADC is constantly active, performing conversions continuously. The device will not send an interrupt after a conversion is complete since this would force the device to constantly send ADC\_READY interrupts that would overwhelm the host. The host will be able to read the ADC results registers at any time. This is true even when  $V_{IN} > V_{OVP}$ .

#### 8.3.3.3 ADC Measurements

Table 2 below lists the ADC measurements done by the ADC.

**Table 2. ADC Measurement Channels** 

MEASUREMENT	FULL SCALE RANGE (ABSOLUTE MAX CODE)	FULL LINEAR RANGE (RECOMMENDED OPERATING RANGE)	FORMULA
VIN	6 V	2 V - 5 V	$V_{IN} = \frac{ADCDATA\_VIN^{16bit}}{2^{16}} \times 6V \tag{6}$
PMID	6 V	2 V - 5 V	$V_{PMID} = \frac{ADCDATA\_PMID^{16bit}}{2^{16}} \times 6V \tag{7}$
IIN	750 mA	0 - 600 mA	For ILIM $\leq$ 150mA: $I_{IN} = \frac{ADCDATA\_IIN^{16bit}}{2^{16}} \times 375mA \tag{8}$ For ILIM >150mA: $I_{IN} = \frac{ADCDATA\_IIN^{16bit}}{2^{16}} \times 750mA \tag{9}$ Note: IIN reading only valid when $V_{IN} > V_{UVLO}$ and $V_{IN} < V_{OVP}$
VBAT	6 V	2 V - 5 V	$VBAT = \frac{ADCDATA\_VBAT^{16bit}}{2^{16}} \times 6V $ (10)
TS	1.2 V	0 - 1 V	$V_{TS} = \frac{ADCDATA\_TS^{16bit}}{2^{16}} \times 1.2V $ (11)
ADCIN	1.2 V	0 - 1 V	$V_{ADCIN} = \frac{ADCDATA\_ADCIN^{16bit}}{2^{16}} \times 1.2V $ (12)
% ICHARGE	-	-	$\%I_{\it CHARGE} = \frac{ADCDATA\_ICHG^{16bit}}{0.8\times2^{16}}\times100$ (13) where I <sub>CHARGE</sub> is the charge current setting. Note that if the device is in pre-charge or in the TS COLD region, I <sub>CHARGE</sub> will be the current set by the IPRECHRG and TS_ICHRG bits respectively.

#### 8.3.3.4 ADC Programmable Comparators

The BQ25155 has three programmable ADC comparators that may be used to monitor any of the ADC channels as configured through the ADCTRL0 and ADCCTRL1 registers. The comparators will send an interrupt whenever the ADC measurement the comparator is monitoring crosses the thresholds programmed in their respective ADC\_ALARM\_COMPx registers in the direction indicated by the x\_ADCALARM\_ABOVE bit. The comparators are only 12 bit compared to the 16 bits reported by the ADC, so only the first 12 bits of the ADC measurements are used to make the comparison. Note that the interrupts are masked by default and must be unmasked by the host to use this function.



When configuring the ADC comparators, it is recommended to first disable the comparator through the ADCCTRLx registers and allow the ADC to complete a measurement on the desired channel before enabling or reconfiguring the comparator by setting the ADC\_COMPx\_2:0 bits to the desired channel. This would prevent the comparator from sending an interrupt based on an outdated ADC reading when the comparator is enabled or reconfigured, specially in battery only operation where the ADC is not continuously performing measurements in all the channels.

#### 8.3.4 VDD LDO

The device integrates a low current always-on LDO that serves as the digital I/O supply to the device. This LDO is supplied by VIN or by BAT. The end user may be able to draw up to 10 mA of current through the VDD pin to power a status LED or provide an IO supply. The VDD LDO will remain on through all power states with the exception of Ship Mode.

## 8.3.5 Load Switch/LDO Output and Control

The device integrates a low Iq load switch which can also be used as a regulated output. The LDO/LS has a dedicated input pin VINLS and can support up to 150 mA of load current.

The LSCTRL may be enabled/disabled through I<sup>2</sup>C. To limit voltage drop or voltage transients, a small ceramic capacitor must be placed close to VINLS pin. Due to the body diode of the PMOS switch, it is recommended to have the capacitor on VINLS ten times larger than the output capacitor on LS/LDO output.

The output voltage is programmable using the LS\_LDO bits in the registers. The LS\_LDO output can only be changed when the EN\_LS\_LDO or LSCTRL pin have disabled the output. The LS/LDO voltage is calculated using the following equation:  $V_{LSLDO} = 0.6 \text{ V} + LS_LDOCODE \times 100 \text{ mV}$  up to 3.7 V. All higher codes will set the output to 3.7 V.

 I2C EN\_LS\_LDO
 LS\_CONFIG
 LS/LDO OUTPUT

 0
 0
 Pulldown

 0
 1
 Pulldown

 1
 0
 LDO

 1
 1
 Load Switch

Table 3. LDO Mode Control

The current capability of the LDO will depend on the VINLS input voltage and the programmed output voltage. When the LS/LDO output is disabled through the register, an internal pull-down will discharge the output.

The LDO has output current limit protection, limiting the output current in the event of a short in the output. When the LDO output current limit trips and is active for at least 1 ms, the device will set a flag and send an interrupt to the host. The LDO may be set to operate as a load switch by setting the LS\_SWITCH\_CONFG bit. Note that in order to change the configuration the LDO must be disabled first, then the LS\_SWITCH\_CONFG bit is set for it to take effect.

#### 8.3.6 PMID Power Control

The BQ25155 offers the option to control PMID through the  $I^2C$  PMID\_MODE bits. These bits can force PMID to be supplied by BAT instead of IN, even if  $V_{IN} > V_{BAT} + V_{SLP}$ . They can also disconnect PMID, pulling it down or leaving it floating. Table 4 shows the expected device behavior based on the PMID\_MODE setting as detailed in Table 4 below.

Table 4. PMID\_MODE Control

PMID_MODE	PMID_MODE DESCRIPTION		PMID PULL-DOWN
00	00 Normal Operation		Off
01	01 Force BAT Power		Off
10	10 PMID Off - Floating		Off
11	11 PMID Off - Pulled Down		On



#### PMID MODE = 00

This is the default state/normal operation of the device. PMID will be powered from IN if VIN is valid or it will be powered by BAT. PMID will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship Mode.

#### PMID MODE = 01

When this configuration is set, PMID will be powered by BAT if  $V_{BAT} > V_{BATUVLO}$  regardless of VIN or  $\overline{CE}$  state. This allows the host to minimize the current draw from the adapter while it is still connected to the system. If PMID\_MODE = 01 is set while  $V_{BAT} < V_{BATUVLO}$ , the PMID\_MODE = 01 setting will be ignored and the device will go to PMID\_MODE = 00. If VBAT drops below VBATUVLO while PMID\_MODE = 01 the device will automatically switch to PMID\_MODE=00. This prevents the device from needing a POR in order to restore power to the system and allow battery charging. If PMID\_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to PMID as needed.

#### PMID MODE = 10

When this configuration is set, PMID will be disconnected from the supply (IN or BAT) and left floating. VDD and the digital remain on and active. The LDO will be disabled. When floating, PMID can only be forced to a voltage up to VBAT level. Note that this mode can only be exited through I<sup>2</sup>C or MR HW Reset.

#### PMID MODE = 11

When this configuration is set, PMID will be disconnected from the supply (IN or BAT)and pulled down to ground. VDD and the <u>digital</u> remain on and active. The LDO will be disabled. Note that this mode can only be exited through I<sup>2</sup>C or MR HW Reset.

#### 8.3.7 System Voltage (PMID) Regulation

The BQ25155 has a regulated system voltage output (PMID) that is programmable through  $I^2C$ . PMID regulation is only active when the adapter is connected and  $V_{IN} > V_{UVLO}$ ,  $V_{IN} > V_{BAT} _ V_{SLP}$  and  $V_{IN} < V_{OVP}$ . In Battery Tracking operation (PMID\_REG\_CTRL = 000), the PMID voltage will be regulated to about 4.7% over battery level ( $V_{PMID} = V_{BAT} \times 1.047$ ) or 3.8 V, whichever is higher. Note that the PMID regulation target should be set to be at least 200mV higher than  $V_{BATREG}$ .

#### 8.3.8 MR Wake and Reset Input

The MR input has three main functions in the BQ25155. First, it serves as a means to wake the device from Ship Mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the MR pin has been pressed for a given period of time. This allows the implementation of different functions in the end application such as menu selection and control. And finally it serves as a mean to get the BQ25155 to reset the system by performing a power cycle (shut down PMID and automatically powering it back on) or go to Ship Mode after detecting a long button press. The timing for the short and long button press duration is programmable through I<sup>2</sup>C for added flexibility and allow system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through I<sup>2</sup>C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by MR. The MR input has an internal pull-up to BAT.

#### 8.3.8.1 MR Wake or Short Button Press Functions

There are two programmable wake or short button press timers, WAKE1 and WAKE2. When the  $\overline{\text{MR}}$  pin is held low for  $t_{\text{WAKE1}}$  the device sends an interrupt (128  $\mu s$  active low pulse in the  $\overline{\text{INT}}$  pin) and sets the MRWAKE1\_TIMEOUT flag when it expires. If the  $\overline{\text{MR}}$  pin continues to be driven low after WAKE1 and the WAKE2 timer expires, the BQ25155 sends a second interrupt and sets the MRWAKE2\_TIMOUT flag. WAKE1 is used as the timer to wake the device from ship mode. WAKE2's only function is to send the interrupt and has no effect on other BQ25155 functions. These flags are not cleared until they have been read by the host. Note that interrupts are only sent when the flags are set and the flags must be cleared in order for another interrupt to be sent upon  $\overline{\text{MR}}$  press. The timer durations can be set through the  $\overline{\text{MR}}$ \_WAKEx\_TIMER bits in the  $\overline{\text{MR}}$ \_CTRL Register section.



One of the main  $\overline{\text{MR}}$  functions is to wake the device from Ship Mode when the  $\overline{\text{MR}}$  is asserted. The device will exit the Ship Mode when the  $\overline{\text{MR}}$  pin is held low for at least  $t_{\text{WAKE1}}$ . Immediately after the  $\overline{\text{MR}}$  is asserted, VDD will be enabled and the digital will start the WAKE counter. If the  $\overline{\text{MR}}$  signal remains low until after the WAKE1 timer expires, the device will power up PMID and LDO (If enabled) completing the exit from the ship mode. If the  $\overline{\text{MR}}$  signal goes high before the WAKE1 timer expires, the device will go back to the Ship Mode operation, never powering up PMID or the LDO. Note that if the  $\overline{\text{MR}}$  pin remains low after exiting Ship Mode the wake interrupts will not be sent and the long button press functions like HW reset will not occur until the  $\overline{\text{MR}}$  pin is toggled. In the case where a valid  $V_{\text{IN}}$  ( $V_{\text{IN}} > V_{\text{UVLO}}$ ) is connected prior to WAKE2 timer expiring, the device will exit the ship mode immediately regardless of the  $\overline{\text{MR}}$  or wake timer state. Figure 18 and Figure 19 show these different scenarios.




Figure 18. MR Wake from Ship Mode (MR LPRESS ACTION = Ship Mode, VIN not valid)




Figure 19. MR Wake from Ship Mode - VIN Dependencies



## 8.3.8.2 MR Reset or Long Button Press Functions

The BQ25155 device may be configured to perform a system hardware reset (Power Cycle/Autowake), go into Ship Mode, or simply do nothing after a long button press (for example, when the MR pin is driven low until the MR\_HW\_RESET timer expires). The action taken by the device when the timer expires is configured through the MR\_LPRESS\_ACTION bits in the ICCTRL1 Register section. Once the MR\_HW\_RESET timer expires the device immediately performs the operation set by the MR\_LPRESS\_ACTION bits. The BQ25155 sends an interrupt to the host when the device detects that MR has been pressed for a period that is within the lower reaching the lower reaching the lower lowe

A HW reset may also be started by setting the HW\_RESET bit. Note that during a HW reset , VDD remains on.




Figure 20. MR Wake and Reset Timing with VIN Present or BAT Active Mode When MR\_LPRESS\_ACTION = 00






Figure 21. MR Wake and Reset Timing Active Mode When MR\_LPRESS\_ACTION = 1x (Ship Mode) and Only BAT is Present

#### 8.3.9 14-Second Watchdog for HW Reset

The BQ25155 integrates a 14-second watchdog timer that makes the BQ25155 perform a HW reset/power cycle if no I<sup>2</sup>C transaction is detected within 14 seconds of a valid adapter being connected. If the adapter is connected and the host responds with an I<sup>2</sup>C transaction before the 14-second watchdog window expires, the part continues in normal operation. The 14-second watchdog is disabled by default and may be enabled through I<sup>2</sup>C by setting the HWRESET 14S WD bit. Figure 22 shows the basic functionality of this feature.




Figure 22. 14-Second Watchdog for HW Reset Behavior

#### 8.3.10 Faults Conditions and Interrupts (INT)

The device contains an open-drain output that signals an interrupt and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent. The INT pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt such as CHARGE\_DONE, a 128-µs pulse (interrupt) is sent on INT to notify the host. All interrupts may be masked through I²C. If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the INT trigger condition occurs while unmasked.



# 8.3.10.1 Flags and Fault Condition Response

Table 5 below details the BQ25155 behavior when a fault condition occurs.

# **Table 5. Interrupt Triggers and Fault Condition Response**

FAULT / FLAG	DESCRIPTION	INTERRUP T TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	LS/LDO BEHAVIOR	PMID BEHAVIOR	NOTES
CHRG_CV_FLA G	Set when charger enters Constant Voltage operation	Rising Edge	Enabled	No effect	N/A	IN powered if V <sub>IN</sub> is valid	
CHARGE_DON E_FLAG	Set when charger reaches termination	Rising Edge	Paused- Charging resumes with VIN or CE toggle or when V <sub>RCH</sub> is reached	Reset	N/A	IN powered if V <sub>IN</sub> is valid	
IINLIM_ACTIVE _FLAG	Set when Input Current Limit loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	IN powered VIN powered unless supplement mode condition is met.	
VDPPM_ACTIV E_FLAG	Set when DPPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
VINDPM_ACTIV E_FLAG	Set when VINDPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
THERMREG_A CTIVE	Set when Thermal Charge Current Foldback (Thermal Regulation) loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	VIN powered unless supplement mode condition is met.	
VIN_PGOOD_F LAG	Set when VIN changes PGOOD status	Rising and Falling Edge	If VIN_PGOOD_S TAT is low, charging is disabled.	Reset	N/A	VIN powered (if VIN_PGOOD_ STAT=1) unless PMID_MODE is not 00.	Interrupt will not be sent if device powers up with VIN_PGOOD condition and VBAT < VBATUVLO
VIN_OVP_FAUL T_FLAG	Set when V <sub>IN</sub> > V <sub>OVP</sub>	Rising Edge	Charging is paused until condition disappears	Reset	N/A	BAT powered	
BAT_OCP_FAU LT_FLAG	Set when I <sub>BAT</sub> > I <sub>BATOCP</sub>	Rising Edge	Disabled (BAT only condition)	N/A	N/A	Disconnect BAT	
BAT_UVLO_FA ULT_FLAG	Set when V <sub>BAT</sub> < V <sub>BATUVLO</sub>	Rising Edge	Enabled	No effect	N/A	IN powered of V <sub>IN</sub> is valid	
TS_COLD_FLA G	Set when V <sub>TS</sub> > V <sub>TS_COLD</sub>	Rising Edge	Charging paused until condition is cleared	Paused	N/A	IN powered of V <sub>IN</sub> is valid	
TS_COOL_FLA G	Set when V <sub>TS_COLD</sub> > V <sub>TS</sub> > V <sub>TS_COOL</sub>	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	N/A	IN powered of V <sub>IN</sub> is valid	



# Table 5. Interrupt Triggers and Fault Condition Response (continued)

FAULT / FLAG	DESCRIPTION	INTERRUP T TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	LS/LDO BEHAVIOR	PMID BEHAVIOR	NOTES
TS_WARM_FLA G	Set when V <sub>TS_HOT</sub> < V <sub>TS</sub> < V <sub>TS_WARM</sub>	Rising Edge	Enabled. Reduce battery regulation voltage.	No effect	N/A	IN powered of V <sub>IN</sub> is valid	
TS_HOT_FLAG	Set when V <sub>TS</sub> < V <sub>HOT</sub>	Rising Edge	Charging paused until condition is cleared	Paused	N/A	IN powered of V <sub>IN</sub> is valid	
ADC_READY_F LAG	Set when ADC conversion is completed	Rising Edge	N/A	N/A	N/A	N/A	
COMP1_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
COMP2_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
COMP3_ALARM _FLAG	Set when ADC measurement meets programmed condition	Rising Edge	N/A	N/A	N/A	N/A	
TS_OPEN_FLA G	Set when V <sub>TS</sub> > V <sub>TS_OPEN</sub>	Rising Edge	Charging is paused until condition disappears	Paused	N/A	N/A	
WD_FAULT_FL AG	Set when I <sup>2</sup> C watchdog timer expires	Rising Edge	Enabled	N/A	N/A	N/A	
SAFETY_TMR_ FAULT_FLAG	Set when safety Timer expires. Cleared after VIN or CE toggle	Rising Edge	Disabled until VIN or CE toggle	Reset after flag is cleared	N/A	IN powered of V <sub>IN</sub> is valid	
LS_LDO_OCP_ FAULT_FLAG	Set when LDO output current exceeds OCP condition	Rising Edge	N/A	N/A	Enabled (host must take action to disable the LDO if desired)	N/A	
MRWAKE1_TIM EOUT_FLAG	Set when MR is low for at least twake1	Rising Edge	N/A	N/A	N/A	N/A	
MRWAKE2_TIM EOUT_FLAG	Set when MR is low for at least twake2	Rising Edge	N/A	N/A	N/A	N/A	
MRRESET_WA RN_FLAG	Set when MR is low for at least tresetwarn	Rising Edge	N/A	N/A	N/A	N/A	
TSHUT	No flag. Die temperature exceeds thermal shutdown threshold is reached	N/A	Disabled	Disabled	Disabled	Disabled	

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



# 8.3.11 Power Good (PG) Pin

The  $\overline{PG}$  pin is an open-drain output that by default indicates when a valid IN supply is present. It may also be configured to be a general purpose output (GPO) controlled through I<sup>2</sup>C or to be a level shifted version of the  $\overline{MR}$  input signal. Connect  $\overline{PG}$  to the desired logic voltage rail using a 1-k $\Omega$  to 100-k $\Omega$  resistor, or use with an LED for visual indication. Below is the description for each configuration:

- In its default state,  $\overline{PG}$  pulls to GND when the following conditions are met:  $V_{IN} > V_{UVLO}$ ,  $V_{IN} > V_{BAT} + V_{SLP}$  and  $V_{IN} < V_{IN\_OVP}$ .  $\overline{PG}$  is high impedance when the input power is not within specified limits.
- MR shifted (MRS) output when the PG\_MODE bits are set to 01. PG is high impedance when the MR input is high, and PG pulls to GND when the MR input is low.
- General purpose open drain output when setting the PG\_MODE bits to 1x. The state of the PG pin is then controlled through the GPO\_PG bit, where if GPO\_PG is 0, the PG pin is pulled to GND and if it is 1, the PG pin is in high impedance.

#### 8.3.12 External NTC Monitoring (TS)

The I<sup>2</sup>C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the device provides a flexible voltage based TS input for monitoring the battery pack NTC thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging.

The part can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled. To satisfy the JEITA requirements, four temperature thresholds are monitored: the cold battery threshold, the cool battery threshold, the warm battery threshold, and the hot battery threshold. These temperatures correspond to the  $V_{COLD}$ ,  $V_{COOL}$ ,  $V_{WARM}$ , and  $V_{HOT}$  thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when  $V_{TS} < V_{HOT}$  or  $V_{TS} > V_{COLD}$ . When  $V_{COOL} < V_{TS} < V_{COLD}$ , the charging current is reduced to the value programmed in the TS\_FASTCHGCTRL register. Note that the current steps for fast charge in the COOL region, just as those in normal fast charge, are multiples of the fast charge LSB value (1.25 mA by default). So in the case where the calculated scaled down current for the COOL region falls in between charge current steps, the device will round down the charge current to the nearest step. For example, if the fast charge current is set for 15 mA (ICHG = 1100) and TS\_FASTCHARGE =111 (0.125\*ICHG), the charge current in the COOL region will be 1.25 mA instead of the calculated 1.85 mA.

When  $V_{HOT} < V_{TS} < V_{WARM}$ , the battery regulation voltage is reduced to the value programmed in the TS\_FASTCHGCTRL register.

Regardless of whether the part is configured for JEITA, HOT/COLD, or disabled, when a TS fault occurs, a 128µs pulse is sent on the INT output, and the FAULT bits of the register are updated over I<sup>2</sup>C. The FAULT bits are not cleared until they are read over I<sup>2</sup>C. This allows the host processor to take action if a different behavior than the pre-set function is needed. Alternately, the TS pin voltage can be read by the host if VIN is present or when BAT is present, so the appropriate action can be taken by the host.

#### 8.3.12.1 TS Thresholds

The BQ25155 monitors the TS voltage and sends an interrupt to the host whenever it crosses the  $V_{HOT}$ ,  $V_{WARM}$ ,  $V_{COOL}$  and  $V_{COLD}$  thresholds which correspond to different temperature thresholds based on the NTC resistance and biasing. These thresholds may be adjusted through  $I^2C$  by the host. The device will also disable charging if TS pin exceeds the  $V_{TS\_OPEN}$  threshold.

The TS biasing circuit is shown in Figure 23. The ADC range is set to 1.2 V. Note that the respective  $V_{TS}$  and hence ADC reading for  $T_{COLD}$  (0°C),  $T_{COOL}$  (10°C),  $T_{WARM}$  (45°C) and  $T_{HOT}$  (60°C) changes for every NTC, therefore the threshold values may need to be adjusted through  $I^2C$  based on the supported NTC type.






Figure 23. TS Bias Functional Diagram

The BQ25155 supports by default the following thresholds for a 10-K $\Omega$  NTC.

Table 6. TS Thresholds for 10-KΩ Thermistor

THRESHOLD

THRESHOLD

THRESHOLD

THRESHOLD	TEMPERATURE (°C)	VTS (V)
Open		>0.9
Cold	0	0.585
Cool	10	0.514
Warm	45	0.265
Hot	60	0.185

For accurate temperature thresholds a 10-K $\Omega$  NTC with a 3380 B-constant should be used (Murata NCP03XH103F05RL for example) with a parallel 10-K $\Omega$  resistor. Each threshold can be programmed via I<sup>2</sup>C through the TS\_COLD, TS\_COOL, TS\_WARM and TS\_HOT registers. The value in the registers corresponds to the 8 MSBs in the TS ADC output code.

## 8.3.13 External NTC Monitoring (ADCIN)

The ADCIN pin can be configured through  $I^2C$  to support NTC measurements without the need of an external biasing circuit. In this mode, the ADCIN pin is biased and monitored in the same manner as the TS pin. Measurement data can be read by selecting one of the ADC data slots to read the ADCIN.



#### 8.3.14 I<sup>2</sup>C Interface

The BQ25155 device uses a fully compliant I<sup>2</sup>C interface to program and read control parameters, status bits, and so on. I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a micro-controller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The BQ25155 works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ25155 device 7-bit address is 0x6B (shifted 8-bit address is 0xD6).

#### 8.3.14.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 24. All I<sup>2</sup>C-compatible devices should recognize a start condition.




Figure 24. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 25). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 26) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




Figure 25. Bit Transfer on the Serial Interface



The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 24). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I<sup>2</sup>C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.




Figure 26. Acknowledge on the I<sup>2</sup>C Bus




Figure 27. Bus Protocol



#### 8.4 Device Functional Modes

The BQ25155 has four main modes of operation: Active Battery Mode, Low Power Mode and Ship Mode which are battery only modes and Charge/Adapter Mode when a supply is connected to IN. Table 7 below summarizes the functions that are active for each operation mode. Each mode is discussed in further detail in the following sections in addition to the device's power-up/down sequences.

Table 7. Function Availability Based on Primary Mode of Operation

FUNCTION	CHARGE/ ADAPTER MODE	SHIP MODE	LOW POWER MODE	ACTIVE BATTERY MODE
VOVP	Yes	No	Yes	Yes
VUVLO	Yes	Yes	Yes	Yes
BATOCP	Yes	No	No	Yes
BATUVLO	Yes	No	Yes	Yes
VINDPM	If enabled	No	No	No
DPPM	If enabled	No	No	No
VDD	Yes	No	Yes	Yes
LS/LDO	Yes	No	If enabled	If enabled
BATFET	Yes	No	Yes	Yes
TS Measurement	Yes	No	No	If enabled
Battery Changing	If enabled	No	No	No
ILIM	Yes (Register Value)	No	No	No
MR input	Yes	Yes	Yes	Yes
LP input	No	No	Yes	Yes
ĪNT output	Yes	No	No	Yes
I <sup>2</sup> C	Yes	No	No	Yes
CE input	Yes	No	No	No
ADC	Yes	No	No	Yes

#### 8.4.1 Ship Mode

Ship Mode is the lowest quiescent current state for the device. Ship Mode latches off the device and BAT FET until  $V_{IN} > V_{LINLO}$  or the  $\overline{MR}$  button is depressed for  $t_{WAKE1}$  and released. Ship mode can be entered regardless of the state of  $\overline{CE}$ . The device will also enter Ship Mode upon battery insertion when no valid VIN is present. If the EN\_SHIPMODE is written to a 1 while a valid input supply is connected, the device will wait until the IN supply is removed to enter ship mode. If the  $\overline{MR}$  pin is held low when the EN\_SHIPMODE bit is set, the device will wait until the  $\overline{MR}$  pin goes high before entering Ship Mode. Figure 28 shows this behavior. The battery voltage must be above the maximum programmable  $V_{BATUVLO}$  threshold in order to exit Ship Mode with  $\overline{MR}$  press. The EN\_SHIPMODE bit can be cleared using the I<sup>2</sup>C interface as well while the VIN input is valid. The EN\_SHIPMODE bit is not cleared upon the I<sup>2</sup>C watchdog expiring, this means that if watchdog timer fault occurs while the EN\_SHIPMODE bit is set and the device is waiting to go into Ship Mode because  $V_{IN}$  is present or  $\overline{MR}$  is low, the device will still proceed to go into Ship Mode once those conditions are cleared. The following list shows the functions that are active during Ship Mode:

- VIN\_UVLO Comparator
- MR Input






Figure 28. Ship Mode Entry Based On EN\_SHIPMODE bit

#### 8.4.2 Low Power

Low Power mode is a low quiescent current state while operating from the battery. The device will operate in low power mode when the  $\overline{LP}$  pin is set low,  $V_{IN} < V_{UVLO}$ ,  $\overline{MR}$  pin is high and all I<sup>2</sup>C transactions and interrupts that started while in the Active Battery or Charging Modes have been completed and sent. During LP mode the VDD output is powered by BAT, the  $\overline{MR}$  inputs are active and the I<sup>2</sup>C and ADC are disabled. All other circuits, such as oscillators, are in a low power or off state. The LS/LDO outputs will remain in the state set by the EN\_LS\_LDO bit prior to entering Low Power Mode. The device exits LP Mode when the  $\overline{LP}$  pin is set high or  $V_{IN} > V_{UVLO}$ .

In the case that a faulty adapter with  $V_{IN} > V_{OVP}$  is connected to the device while  $\overline{LP}$  pin is low, the device will be powered from the battery, but will operate in Active battery mode instead of Low Power mode regardless of the  $\overline{LP}$  pin state.

When  $\overline{\text{MR}}$  is held low while  $\overline{\text{LP}}$  is low, the device will enter Active Battery Mode, this allows for the internal clocks of the device to be running and allow the  $\overline{\text{MR}}$  long button press HW reset. I<sup>2</sup>C operation may also be possible during this condition. Note that as soon as the  $\overline{\text{MR}}$  input is released and goes high, the device will go back to LP Mode tuning off all clocks. Note that if a HW reset has occurred while  $\overline{\text{LP}}$  is low,  $\overline{\text{MR}}$  must remain low until the power cycle has completed (PMID and LDO enable) to allow completion of the power up sequence.

## 8.4.3 Active Battery

When the device is out of Ship Mode and battery is above  $V_{BATUVLO}$  with no valid input source, the battery discharge FET is turned on connecting PMID to the battery. The current flowing from BAT to PMID is not regulated, but it is monitored by the battery over-current protection (OCP) circuitry. If the battery discharge current exceed the OCP threshold, the battery discharge FET will be turned off as detailed in the Battery Short and Over Current Protection section.

If only battery is connected and the battery voltage goes below V<sub>BATUVLO</sub>, the battery discharge FET is turned off. To provide designers the most flexibility in optimizing their system, an adjustable BATUVLO is provided. Deeper discharge of the battery enables longer times between charging, but may shorten the battery life. The BATUVLO is adjustable with a fixed 150-mV hysteresis.

#### 8.4.4 Charger/Adapter Mode

This mode is active when  $V_{\text{IN}} > V_{\text{UVLO}}$ . In this mode the ADC is enabled and continuously running conversions on all channels. If the supply at IN is valid and above the  $V_{\text{IN\_DPM}}$  level, PMID will be powered by the supply connected to IN. The device will charge the battery, if charging is enabled, until termination has occurred.



#### 8.4.5 Power-Up/Down Sequencing

The power-up and power-down sequences for the BQ25155 are shown below. Upon  $V_{IN}$  insertion, VIN>  $V_{UVLO}$ , the device wakes up, powering the VDD rail. If  $V_{IN} > V_{BAT} + V_{SLP}$  and  $V_{IN} < V_{OVP}$ , PMID will be powered by VIN and if  $V_{IN} > V_{IN}$  ppm charging will start if enabled.

In the case where  $V_{IN} < V_{UVLO}$  and the battery is inserted ( $V_{BAT} > V_{BATUVLO}$ ), the device will immediately enter Ship Mode unless MR is held low. Upon battery insertion the VDD rail will come up to allow the device to check the MR state and if MR is high VDD will immediately be disabled and the device will enter Ship Mode. If MR is low, the device will start the WAKE timer and power up PMID and other rails if MR is held low for longer than  $t_{WAKE1}$ .




Figure 29. BQ25155 Wake-Up Upon Supply Insertion






Figure 30. BQ25155 Wake-Up Upon Battery Insertion



#### 8.5 Register Map

The device 7-bit address I<sup>2</sup>C is 0x6B (shifted 8-bit address is 0xD6).

#### 8.5.1 I<sup>2</sup>C Registers

Table 8 lists the memory-mapped registers for the  $I^2C$  registers. All register offset addresses not listed in Table 8 should be considered as reserved locations and the register contents should not be modified.

Table 8. I<sup>2</sup>C Registers

Address	Acronym	Register Name	Section
0x0	STAT0	Charger Status 0	Go
0x1	STAT1	Charger Status 1	Go
0x2	STAT2	ADC Status	Go
0x3	FLAG0	Charger Flags 0	Go
0x4	FLAG1	Charger Flags 1	Go
0x5	FLAG2	ADC Flags	Go
0x6	FLAG3	Timer Flags	Go
0x7	MASK0	Interrupt Masks 0	Go
0x8	MASK1	Interrupt Masks 1	Go
0x9	MASK2	Interrupt Masks 2	Go
0xA	MASK3	Interrupt Masks 3	Go
0x12	VBAT_CTRL	Battery Voltage Control	Go
0x13	ICHG_CTRL	Fast Charge Current Control	Go
0x14	PCHRGCTRL	Pre-Charge Current Control	Go
0x15	TERMCTRL	Termination Current Control	Go
0x16	BUVLO	Battery UVLO and Current Limit Control	Go
0x17	CHARGERCTRL0	Charger Control 0	Go
0x18	CHARGERCTRL1	Charger Control 1	Go
0x19	ILIMCTRL	Input Corrent Limit Control	Go
0x1D	LDOCTRL	LDO Control	Go
0x30	MRCTRL	MR Control	Go
0x35	ICCTRL0	IC Control 0	Go
0x36	ICCTRL1	IC Control 1	Go
0x37	ICCTRL2	IC Control 2	Go
0x40	ADCCTRL0	ADC Control 0	Go
0x41	ADCCTRL1	ADC Control 1	Go
0x42	ADC_DATA_VBAT_M	ADC VBAT Measurement MSB	Go
0x43	ADC_DATA_VBAT_L	ADC VBAT Measurement LSB	Go
0x44	ADC_DATA_TS_M	ADC TS Measurement MSB	Go
0x45	ADC_DATA_TS_L	ADC TS Measurement LSB	Go
0x46	ADC_DATA_ICHG_M	ADC ICHG Measurement MSB	Go
0x47	ADC_DATA_ICHG_L	ADC ICHG Measurement LSB	Go
0x48	ADC_DATA_ADCIN_M	ADC ADCIN Measurement MSB	Go
0x49	ADC_DATA_ADCIN_L	ADC ADCIN Measurement LSB	Go
0x4A	ADC_DATA_VIN_M	ADC VIN Measurement MSB	Go
0x4B	ADC_DATA_VIN_L	ADC VIN Measurement LSB	Go
0x4C	ADC_DATA_PMID_M	ADC VPMID Measurement MSB	Go
0x4D	ADC_DATA_PMID_L	ADC VPMID Measurement LSB	Go
0x4E	ADC_DATA_IIN_M	ADC IIN Measurement MSB	Go
0x4F	ADC_DATA_IIN_L	ADC IIN Measurement LSB	Go
0x52	ADCALARM_COMP1_M	ADC Comparator 1 Threshold MSB	Go

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



# Table 8. I<sup>2</sup>C Registers (continued)

Address	Acronym	Register Name	Section
0x53	ADCALARM_COMP1_L	ADC Comparator 1 Threshold LSB	Go
0x54	ADCALARM_COMP2_M	ADC Comparator 2 Threshold MSB	Go
0x55	ADCALARM_COMP2_L	ADC Comparator 2 Threshold LSB	Go
0x56	ADCALARM_COMP3_M	ADC Comparator 3 Threshold MSB	Go
0x57	ADCALARM_COMP3_L	ADC Comparator 3 Threshold LSB	Go
0x58	ADC_READ_EN	ADC Channel Enable	Go
0x61	TS_FASTCHGCTRL	TS Charge Control	Go
0x62	TS_COLD	TS Cold Threshold	Go
0x63	TS_COOL	TS Cool Threshold	Go
0x64	TS_WARM	TS Warm Threshold	Go
0x65	TS_HOT	TS Hot Threshold	Go
0x6F	DEVICE_ID	Device ID	Go

Complex bit access types are encoded to fit into small table cells. Table 9 shows the codes that are used for access types in this section.

Table 9. I<sup>2</sup>C Access Type Codes

Access Type	Code Description					
Read Type						
R	R	Read				
RC	C R	to Clear Read				
Write Type						
W	W	Write				
Reset or Default Value						
-n		Value after reset or the default value				




## 8.5.1.1 STAT0 Register (Address = 0x0) [reset = X]

STAT0 is shown in Figure 31 and described in Table 10.

Return to Summary Table.

Figure 31. STAT0 Register



#### **Table 10. STAT0 Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	RESERVED	R	X	Reserved
6	CHRG_CV_STAT	R	Х	Constant Voltage Charging Mode (Taper Mode) Status
				1b0 = Not Active
				1b1 = Active
5	CHARGE_DONE_STAT	R	Х	Charge Done Status
				1b0 = Not Active
				1b1 = Active
4	IINLIM_ACTIVE_STAT	R	X	Input Current Limit Status
				1b0 = Not Active
				1b1 = Active
3	VDPPM_ACTIVE_STAT	R	X	DPPM Status
				1b0 = Not Active
				1b1 = Active
2	VINDPM_ACTIVE_STAT	R	X	VINDPM Status
				1b0 = Not Active
				1b1 = Active
1	THERMREG_ACTIVE_ST	R	X	Thermal Regulation Status
	AT			1b0 = Not Active
				1b1 = Active
0	VIN_PGOOD_STAT	R	X	VIN Power Good Status
				1b0 = Not Good
				$1b1 = V_{IN} > V_{UVLO}$ and $V_{IN} > V_{BAT} + V_{SLP}$ and $V_{IN} < V_{OVP}$




## 8.5.1.2 STAT1 Register (Address = 0x1) [reset = X]

STAT1 is shown in Figure 32 and described in Table 11.

Return to Summary Table.

## Figure 32. STAT1 Register



#### **Table 11. STAT1 Register Field Descriptions**

Field	Typo	Posot	Description
1 1010			
VIN_OVP_FAULT_STAT	R	X	VIN Overvoltage Status
			1b0 = Not Active
			1b1 = Active
RESERVED	R	X	Reserved
BAT_OCP_FAULT_STAT	R	X	Battery Over-Current Protection Status
			1b0 = Not Active
			1b1 = Active
BAT_UVLO_FAULT_STA	R	Х	Battery voltage below BATUVLO Level Status
Т			$1b0 = V_{BAT} > V_{BATUVLO}$
			1b1 = V <sub>BAT</sub> < V <sub>BATUVLO</sub>
TS_COLD_STAT	R	Х	TS Cold Status - V <sub>TS</sub> > V <sub>COLD</sub> (charging suspended)
			1b0 = Not Active
			1b1 = Active
TS_COOL_STAT	R X		TS Cool Status - $V_{COOL}$ < $V_{TS}$ < $V_{COLD}$ (charging current reduced by value set by TS_Registers)
			1b0 = Not Active
			1b1 = Active
TS_WARM_STAT	R	Х	TS Warm - V <sub>WARM</sub> > V <sub>TS</sub> > V <sub>HOT</sub> (charging voltage reduced by value set by TS_Registers)
			1b0 = Not Active
			1b1 = Active
TS_HOT_STAT	R	Х	TS Hot Status - V <sub>TS</sub> < V <sub>HOT</sub> (charging suspended)
			1b0 = Not Active
			1b1 = Active
	BAT_OCP_FAULT_STAT  BAT_UVLO_FAULT_STA T  TS_COLD_STAT  TS_COOL_STAT  TS_WARM_STAT	VIN_OVP_FAULT_STAT R  RESERVED R BAT_OCP_FAULT_STAT R  BAT_UVLO_FAULT_STA R T  TS_COLD_STAT R  TS_COOL_STAT R  TS_WARM_STAT R	VIN_OVP_FAULT_STAT R X  RESERVED R X  BAT_OCP_FAULT_STAT R X  BAT_UVLO_FAULT_STA R X  TS_COLD_STAT R X  TS_COOL_STAT R X  TS_COOL_STAT R X




## 8.5.1.3 STAT2 Register (Address = 0x2) [reset = X]

STAT2 is shown in Figure 33 and described in Table 12.

Return to Summary Table.

## Figure 33. STAT2 Register



#### **Table 12. STAT2 Register Field Descriptions**

· · · · · · · · · · · · · · · · · · ·						
Bit	Field	Type	Reset	Description		
7	RESERVED	R	X	Reserved		
6	COMP1_ALARM_STAT	R	Х	COMP1 Status		
				1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit		
				1b1 = Selected ADC measurement meets condition set by 1_ADCALARM_ABOVE bit		
5	COMP2_ALARM_STAT	R	X	COMP2 Status		
				1b0 = Selected ADC measurement does not meet condition set by 2_ADCALARM_ABOVE bit		
				1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit		
4	COMP3_ALARM_STAT	R	Х	COMP3 Status		
				1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit		
				1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit		
3-1	RESERVED	R	X Reserved			
0	TS_OPEN_STAT	R	Х	TS Open Status		
				$1b0 = V_{TS} < V_{OPEN}$		
				$1b1 = V_{TS} > V_{OPEN}$		



# 8.5.1.4 FLAG0 Register (Address = 0x3) [reset = 0x0]

FLAG0 is shown in Figure 34 and described in Table 13.

Return to Summary Table.

Clear on Read

## Figure 34. FLAG0 Register

7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_FL	CHARGE_DON	IINLIM_ACTIVE	VDPPM_ACTIV	VINDPM_ACTI	THERMREG_A	VIN_PGOOD_F
	AG	E_FLAG	_FLAG	E_FLAG	VE_FLAG	CTIVE_FLAG	LAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

#### Table 13. FLAG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	RC	1b0	Reserved
6	CHRG_CV_FLAG	RC	1b0	Constant Voltage Charging Mode (Taper Mode) Flag 1b0 = CV Mode Entry not detected 1b1 = CV Mode Entry detected
5	CHARGE_DONE_FLAG	RC	1b0	Charge Done Flag  1b0 = Charge Done (Termination) not detected  1b1 = Charge Done (Termination) detected
4	IINLIM_ACTIVE_FLAG	RC	1b0	Input Current Limit Flag  1b0 = Input Current Limit not detected  1b1 = Input Current Limit detected
3	VDPPM_ACTIVE_FLAG	RC	1b0	DPPM Flag  1b0 = DPPM operation not detected  1b1 = DPPM operation detected
2	VINDPM_ACTIVE_FLAG	RC	1b0	VINDPM Flag  1b0 = VINDPM operation not detected  1b1 = VIINDPM operation detected
1	THERMREG_ACTIVE_FL AG	RC	1b0	Thermal Regulation Flag  1b0 = Thermal Regulation not detected  1b1 = Thermal Regulation detected
0	VIN_PGOOD_FLAG	RC	1b0	VIN Power Good Flag  1b0 = No change in VIN Power Good Status  1b1 = Change in VIN Power Good Status detected.



## 8.5.1.5 FLAG1 Register (Address = 0x4) [reset = 0x0]

FLAG1 is shown in Figure 35 and described in Table 14.

Return to Summary Table.

Clear on Read

## Figure 35. FLAG1 Register

7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_FLAG	RESERVED	BAT_OCP_FA ULT_FLAG	BAT_UVLO_FA ULT_FLAG	TS_COLD_FLA G	TS_COOL_FLA G	TS_WARM_FL AG	TS_HOT_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

#### Table 14. FLAG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_FLAG	RC	1b0	VIN Over Voltage Fault Flag
				1b0 = No overvoltage condition detected
				1b1 = VIN overvoltage condition detected
6	RESERVED	RC	1b0	Reserved
5	BAT_OCP_FAULT_FLAG	RC	1b0	Battery Over Current Protection Flag
				1b0 = No Battery Over Current condition detected
				1b1 = Battery Over Current condition detected
4	BAT_UVLO_FAULT_FLA	RC	1b0	Battery Under Voltage Flag
	G			1b0 = Battery below BATUVLO condition detected
				1b1 = No Battery below BATUVLO condition detected
3	TS_COLD_FLAG	RC	1b0	TS Cold Region Entry Flag
				1b0 = TS Cold Region Entry not detected
				1b1 = TS Cold Region Entry detected
2	TS_COOL_FLAG	RC	1b0	TS Cool Region Entry Flag
				1b0 = TS Cool Region Entry not detected
				1b1 = TS Co0l Region Entry detected
1	TS_WARM_FLAG	RC	1b0	TS Warm Region Entry Flag
				1b0 = TS Warm Region Entry not detected
				1b1 = TS Warm Region Entry detected
0	TS_HOT_FLAG	RC	1b0	TS Hot Region Entry Flag
				1b0 = TS Hot Region Entry not detected
				1b1 = TS Hot Region Entry detected



# 8.5.1.6 FLAG2 Register (Address = 0x5) [reset = 0x0]

FLAG2 is shown in Figure 36 and described in Table 15.

Return to Summary Table.

Clear on Read

## Figure 36. FLAG2 Register

7	6	5	4	3	2	1	0
ADC_READY_ FLAG	COMP1_ALAR M_FLAG	COMP2_ALAR M_FLAG	COMP3_ALAR M_FLAG		RESERVED		TS_OPEN_FLA G
RC-1b0	RC-1b0	RC-1b0	RC-1b0		RC-3b000		RC-1b0

#### Table 15. FLAG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ADC_READY_FLAG	RC	1b0	ADC Ready Flag
				1b0 = No ADC conversion completed since last flag read
				1b1 = ADC Conversion Completed
6	COMP1_ALARM_FLAG	RC	1b0	ADC COMP1 Threshold Flag
				1b0 = No threshold crossing detected
				1b1 = Selected ADC measurement crossed condition set by 1_ADCALARM_ABOVE bit
5	COMP2_ALARM_FLAG	RC	1b0	ADC COMP2 Threshold Flag
				1b0 = No threshold crossing detected
				1b1 = Selected ADC measurement crossed condition set by 2_ADCALARM_ABOVE bit
4	COMP3_ALARM_FLAG	RC	1b0	ADC COMP3 Threshold Flag
				1b0 = No threshold crossing detected
				1b1 = Selected ADC measurement crossed condition set by 3_ADCALARM_ABOVE bit
3-1	RESERVED	RC	3b000	Reserved
0	TS_OPEN_FLAG	RC	1b0	TS Open Flag
				1b0 = No TS Open fault detected
				1b1 = TS Open fault detected



## 8.5.1.7 FLAG3 Register (Address = 0x6) [reset = 0x0]

FLAG3 is shown in Figure 37 and described in Table 16.

Return to Summary Table.

Clear on Read

## Figure 37. FLAG3 Register

7	6	5	4	3	2	1	0
RESERVED	WD_FAULT_FL	SAFETY_TMR	LDO_OCP_FA	RESERVED	MRWAKE1_TI	MRWAKE2_TI	MRRESET_WA
	AG	_FAULT_FLAG	ULT_FLAG		MEOUT_FLAG	MEOUT_FLAG	RN_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

#### Table 16. FLAG3 Register Field Descriptions

Field	Type	Pasat	Description
			•
RESERVED	RC	1b0	Reserved
WD_FAULT_FLAG	RC	1b0	Watchdog Fault Flag
			1b0 = Watchdog Timer not expired
			1b1 = Watchdog Timer expired
SAFETY_TMR_FAULT_F	RC	1b0	Safety Timer Fault Flag
LAG			1b0 = Safety Timer not expired
			1b1 = Safety Timer Expired
LDO_OCP_FAULT_FLAG	RC	1b0	LDO Over Current Fault
			1b0 = LDO Normal
			1b1 = LDO Over current fault detected
MRWAKE1_TIMEOUT_FL	RC	1b0	MR Wake 1 Timer Flag
AG			1b0 = MR Wake 1 timer not expired
			1b1 = MR Wake 1 timer expired
MRWAKE2_TIMEOUT_FL	RC	1b0	MR Wake 2 Timer Flag
AG			1b0 = MR Wake 2 timer not expired
			1b1 = MR Wake 2 timer expired
MRRESET_WARN_FLAG	RC	1b0	MR Reset Warn Timer Flag
			1b0 = MR Reset Warn timer not expired
			1b1 = MR Reset Warn timer expired
	SAFETY_TMR_FAULT_F LAG  LDO_OCP_FAULT_FLAG  MRWAKE1_TIMEOUT_FL AG  MRWAKE2_TIMEOUT_FL AG	RESERVED RC WD_FAULT_FLAG RC  SAFETY_TMR_FAULT_F RC LAG  LDO_OCP_FAULT_FLAG RC  MRWAKE1_TIMEOUT_FL RC AG  MRWAKE2_TIMEOUT_FL RC AG	RESERVED RC 1b0  WD_FAULT_FLAG RC 1b0  SAFETY_TMR_FAULT_F RC 1b0  LDO_OCP_FAULT_FLAG RC 1b0  MRWAKE1_TIMEOUT_FL RC 1b0  MRWAKE2_TIMEOUT_FL RC 1b0  AG 1b0




## 8.5.1.8 MASKO Register (Address = 0x7) [reset = 0x0]

MASK0 is shown in Figure 38 and described in Table 17.

Return to Summary Table.

## Figure 38. MASK0 Register



#### **Table 17. MASKO Register Field Descriptions**

	_			Agiotor i lota 2000 i ptiono
Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
6	CHRG_CV_MASK	R/W	1b0	Mask for CHRG_CV interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
5	CHARGE_DONE_MASK	R/W	1b0	Mask for CHARGE_DONE interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
4	IINLIM_ACTIVE_MASK	R/W	1b0	Mask for IINLIM_ACTIVE interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
3	VDPPM_ACTIVE_MASK	R/W	1b0	Mask for VDPPM_ACTIVE interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
2	VINDPM_ACTIVE_MASK	R/W	1b0	Mask for VINDPM_ACTIVE interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
1	THERMREG_ACTIVE_M	R/W	1b0	Mask for THERMREG_ACTIVE interrupt
	ASK			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
0	VIN_PGOOD_MASK	R/W	1b0	Mask for VIN_PGOOD interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
L	1	1	1	The state of the s



## 8.5.1.9 MASK1 Register (Address = 0x8) [reset = 0x0]

MASK1 is shown in Figure 39 and described in Table 18.

Return to Summary Table.

## Figure 39. MASK1 Register



#### Table 18. MASK1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_MASK	R/W	1b0	Mask for VIN OVP FAULT interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
6	RESERVED	R/W	1b0	Reserved
5	BAT_OCP_FAULT_MASK	R/W	1b0	Mask for BAT_OCP_FAULT interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
4	BAT_UVLO_FAULT_MAS	R/W	1b0	Mask for BAT_UVLO_FAULT interrupt
	K			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
3	TS_COLD_MASK	R/W	1b0	Mask for TS_COLD interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
2	TS_COOL_MASK	R/W	1b0	Mask for TS_COOL interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
1	TS_WARM_MASK	R/W	1b0	Mask for TS_WARM interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
0	TS_HOT_MASK	R/W	1b0	Mask for TS_HOT interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked




## 8.5.1.10 MASK2 Register (Address = 0x9) [reset = 0x71]

MASK2 is shown in Figure 40 and described in Table 19.

Return to Summary Table.

## Figure 40. MASK2 Register



#### Table 19. MASK2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ADC_READY_MASK	R/W	1b0	Mask for ADC_READY Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
6	COMP1_ALARM_MASK	R/W	1b1	Mask for COMP1_ALARM Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
5	COMP2_ALARM_MASK	R/W	1b1	Mask for COMP2_ALARM Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
4	COMP3_ALARM_MASK	R/W	1b1	Mask for COMP3_ALARM Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
3-1	RESERVED	R/W	3b000	Reserved
0	TS_OPEN_MASK	R/W	1b1	Mask for TS_OPEN Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked




## 8.5.1.11 MASK3 Register (Address = 0xA) [reset = 0x0]

MASK3 is shown in Figure 41 and described in Table 20.

Return to Summary Table.

## Figure 41. MASK3 Register



#### Table 20. MASK3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6	WD_FAULT_MASK	R/W	1b0	Mask for WD_FAULT Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
5	SAFETY_TMR_FAULT_M	R/W	1b0	Mask for SAFETY_TIMER_FAULT Interrupt
	ASK			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
4	LDO_OCP_FAULT_MAS	R/W	1b0	Mask for LDO_OCP_FAULT Interrupt
	K			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
3	RESERVED	R/W	1b0	Reserved
2	MRWAKE1_TIMEOUT_M ASK	R/W	1b0	Mask for MRWAKE1_TIMEOUT Interrupt
				1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
1	MRWAKE2_TIMEOUT_M	R/W	1b0	Mask for MRWAKE2_TIMEOUT Interrupt
	ASK			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked
0	MRRESET_WARN_MAS	R/W	1b0	Mask for MRRESET_WARN Interrupt
	K			1b0 = Interrupt Not Masked
				1b1 = Interrupt Masked




## 8.5.1.12 VBAT\_CTRL Register (Address = 0x12) [reset = 0x3C]

VBAT\_CTRL is shown in Figure 42 and described in Table 21.

Return to Summary Table.

## Figure 42. VBAT\_CTRL Register



# Table 21. VBAT\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6-0	VBAT_REG_6:0	R/W	7b0111100	Battery Regulation Voltage (4.2 V default) VBATREG = 3.6 V + VBAT_REG code x 10 mV If a value greater than 4.6 V is written, the setting will go to 4.6 V




## 8.5.1.13 ICHG\_CTRL Register (Address = 0x13) [reset = 0x8]

ICHG\_CTRL is shown in Figure 43 and described in Table 22.

Return to Summary Table.

## Figure 43. ICHG\_CTRL Register



## Table 22. ICHG\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_7:0	R/W	8b0000100 0	Fast Charge Current (10 mA default) Fast Charge Current = 1.25 mA x ICHG code (ICHARGE_RANGE = 0) Fast Charge Current = 2.5 mA x ICHG code (ICHARGE_RANGE = 1)




## 8.5.1.14 PCHRGCTRL Register (Address = 0x14) [reset = 0x2]

PCHRGCTRL is shown in Figure 44 and described in Table 23.

Return to Summary Table.

## Figure 44. PCHRGCTRL Register



## **Table 23. PCHRGCTRL Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	ICHARGE_RANGE	R/W	1b0	Charge Current Step
				1b0 = 1.25 mA step (318.75 mA max charge current)
				1b1 = 2.5 mA step (500 mA max charge current)
6-5	RESERVED	R/W	2b00	Reserved
4-0	IPRECHG_4:0	R/W	5b00010	Pre-Charge Current (2.5 mA default) Pre-Charge Current = 1.25 mA x IPRECHG code (ICHARGE_RANGE = 0) Pre-Charge Current = 2.5 mA x IPRECHG code (ICHARGE_RANGE = 1)




## 8.5.1.15 TERMCTRL Register (Address = 0x15) [reset = 0x14]

TERMCTRL is shown in Figure 45 and described in Table 24.

Return to Summary Table.

## Figure 45. TERMCTRL Register



## **Table 24. TERMCTRL Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	2b00	Reserved
5-1	ITERM_4:0	R/W	5b01010	Termination Current (10% of ICHRG default) Programmable Range = 1% to 31% of ICHRG 5b00000 = Do not Use 5b00001 = 1% of ICHRG 5b00010 = 2% of ICHRG
				5b00100 = 4% of ICHRG 5b01000 = 8% of ICHRG 5b10000 = 16% of ICHRG
0	TERM_DISABLE	R/W	1b0	Termination Disable  1b0 = Termination Enabled  1b1 = Termination Disabled




## 8.5.1.16 BUVLO Register (Address = 0x16) [reset = 0x0]

BUVLO is shown in Figure 46 and described in Table 25.

Return to Summary Table.

## Figure 46. BUVLO Register



## **Table 25. BUVLO Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	2b00	Reserved
5	VLOWV_SEL	R/W	1b0	Pre-charge to Fast Charge Threshold
				1b0 = 3.0 V
				1b1 = 2.8 V
4-3	IBAT_OCP_ILIM_1:0	R/W	2b00	Battery Over-Current Protection Threshold
				2b00 = 1200 mA
				2b01 = 1500 mA
				2b10 = 1500 mA
				2b11 = Disabled
2-0	BUVLO_2:0	R/W	3b000	Battery UVLO Voltage
				3b000 = 3.0 V
				3b001 = 3.0 V
				3b010 = 3.0 V
				3b011 = 2.8 V
				3b100 = 2.6 V
				3b101 = 2.4 V
				3b110 = 2.2 V
				3b111 = Disabled




## 8.5.1.17 CHARGERCTRL0 Register (Address = 0x17) [reset = 0x82]

CHARGERCTRL0 is shown in Figure 47 and described in Table 26.

Return to Summary Table.

## Figure 47. CHARGERCTRL0 Register



#### Table 26. CHARGERCTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	11010	R/W	1b1	TS Function Enable
/	TS_EN	R/VV	101	
				1b0 = TS function disabled (only charge control is disabled. TS monitoring is enabled)
				1b1 = TS function enabled
6	TS_CONTROL_MODE	R/W	1b0	TS Function Control Mode
				1b0 = Custom (JEITA)
				1b1 = Disable charging on HOT/COLD Only
5	VRH_THRESH	R/W	1b0	Recharge Voltage Threshold
				1b0 = 140 mV
				1b1 = 200 mV
4	WATCHDOG_DISABLE	R/W	1b0	Watchdog Timer Disable
				1b0 = Watchdog timer enabled
				1b1 = Watchdog timer disabled
3	2XTMR_EN	R/W	1b0	Enable 2X Safety Timer
				1b0 = The timer is not slowed at any time
				1b1 = The timer is slowed by 2x when in any control other than CC or CV
2-1	SAFETY_TIMER_LIMIT_1	R/W	2b01	Charger Safety Timer
	:0			2b00 = 3 Hr Fast Charge
				2b01 = 6 Hr Fast Charge
				2b10 = 12 Hr Fast Charge
				2b11 = Disabled
0	RESERVED	R/W	1b0	Reserved




## 8.5.1.18 CHARGERCTRL1 Register (Address = 0x18) [reset = 0xC2]

CHARGERCTRL1 is shown in Figure 48 and described in Table 27.

Return to Summary Table.

## Figure 48. CHARGERCTRL1 Register



#### Table 27. CHARGERCTRL1 Register Field Descriptions

Ciolal	Turna	Donat	Deceription
			Description
VINDPM_DIS	R/W	1b1	Disable VINDPM Function
			1b0 = VINDPM Enabled
			1b1 = VINDPM Disabled
VINPDM_2:0	R/W	3b100	VINDPM Level Selection
			3b000 = 4.2 V
			3b001 = 4.3 V
			3b010 = 4.4 V
			3b011 = 4.5 V
			3b100 = 4.6 V
			3b101 = 4.7 V
			3b110 = 4.8 V
			3b111 = 4.9 V
DPPM_DIS	R/W	1b0	DPPM Disable
			1b0 = DPPM function enabled
			1b1 = DPPM function disabled
THERM_REG_2:0	R/W	3b010	Thermal Charge Current Foldback Threshold
			3b000 = 80°C
			3b001 = 85°C
			3b010 = 90°C
			3b011 = 95°C
			3b100 = 100°C
			3b101 = 105°C
			3b110 = 110°C
			3b111 = Disabled
	DPPM_DIS	VINDPM_DIS R/W  VINPDM_2:0 R/W  DPPM_DIS R/W	VINDPM_DIS         R/W         1b1           VINPDM_2:0         R/W         3b100           DPPM_DIS         R/W         1b0



## 8.5.1.19 ILIMCTRL Register (Address = 0x19) [reset = 0x6]

ILIMCTRL is shown in Figure 49 and described in Table 28.

Return to Summary Table.

## Figure 49. ILIMCTRL Register



## **Table 28. ILIMCTRL Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	5b00000	Reserved
2-0	ILIM_2:0	R/W	3b110	Input Current Limit Level Selection
				3b000 = 50 mA
				3b001 = 100 mA
				3b010 = 150 mA
				3b011 = 200 mA
				3b100 = 300 mA
				3b101 = 400 mA
				3b110 = 500 mA
				3b111 = 600 mA




## 8.5.1.20 LDOCTRL Register (Address = 0x1D) [reset = 0xB0]

LDOCTRL is shown in Figure 50 and described in Table 29.

Return to Summary Table.

## Figure 50. LDOCTRL Register



## **Table 29. LDOCTRL Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	EN_LS_LDO	R/W	1b1	LS/LDO Enable
				1b0 = Disable LS/LDO
				1b1 = Enable LS/LDO
6-2	VLDO_4:0	R/W	5b01100	LDO output voltage setting (1.8 V default) LDO Voltage = 600 mV + VLDO Code x 100 mV
1	LDO_SWITCH_CONFG	R/W	1b0	LDO / Load Switch Configuration Select
				1b0 = LDO
				1b1 = Load Switch
0	RESERVED	R/W	1b0	Reserved



## 8.5.1.21 MRCTRL Register (Address = 0x30) [reset = 0x2A]

MRCTRL is shown in Figure 51 and described in Table 30.

Return to Summary Table.

## Figure 51. MRCTRL Register



## **Table 30. MRCTRL Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	MR_RESET_VIN	R/W	1b0	VIN Power Good gated MR Reset Enable
				1b0 = Reset sent when /MR reset time is met regardless of VIN state
				1b1 = Reset sent when MR reset is met and Vin is valid
6	MR_WAKE1_TIMER	R/W	1b0	Wake 1 Timer setting
				1b0 = 125 ms
				1b1 = 500 ms
5	MR_WAKE2_TIMER	R/W	1b1	Wake 2 Timer setting
				1b0 = 1 s
				1b1 = 2 s
4-3	MR_RESET_WARN_1:0	R/W	2b01	MR Reset Warn Timer setting
				2b00 = MR_HW_RESET - 0.5 s
				2b01 = MR_HW_RESET - 1.0 s
				2b10 = MR_HW_RESET - 1.5 s
				2b11 = MR_HW_RESET - 2.0 s
2-1	MR_HW_RESET_1:0	R/W	2b01	MR HW Reset Timer setting
				2b00 = 4 s
				2b01 = 8 s
				2b10 = 10 s
				2b11 = 14 s
0	RESERVED	R/W	1b0	Reserved




## 8.5.1.22 ICCTRL0 Register (Address = 0x35) [reset = 0x10]

ICCTRL0 is shown in Figure 52 and described in Table 31.

Return to Summary Table.

## Figure 52. ICCTRL0 Register



#### **Table 31. ICCTRL0 Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	EN_SHIP_MODE	R/W	1b0	Ship Mode Enable
				1b0 = Normal operation
				1b1 = Enter Ship Mode when VIN is not valid and /MR is high
6	RESERVED	R/W	1b0	Reserved
5-4	AUTOWAKE_1:0	R/W	2b01	Auto-wakeup Timer (TRESTART) for /MR HW Reset
				2b00 = 0.6 s
				2b01 = 1.2 s
				2b10 = 2.4 s
				2b11 = 5 s
3	RESERVED	R/W	1b0	Reserved
2	GLOBAL_INT_MASK	R/W	1b0	Global Interrupt Mask
				1b0 = Normal Operation
				1b1 = Mask all interrupts
1	HW_RESET	R/W	1b0	HW Reset
				1b0 = Normal operation
				1b1 = HW Reset. Temporarily power down all power rails, except VDD. I <sup>2</sup> C Register go to default settings.
0	SW_RESET	R/W	1b0	SW_Reset
				1b0 = Normal operation
				1b1 = SW Reset. I <sup>2</sup> C Registers go to default settings.




## 8.5.1.23 ICCTRL1 Register (Address = 0x36) [reset = 0x0]

ICCTRL1 is shown in Figure 53 and described in Table 32.

Return to Summary Table.

## Figure 53. ICCTRL1 Register



#### Table 32. ICCTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
DIL		Туре	Reset	Description
7-6	MR_LPRESS_ACTION_1:	R/W	2b00	MR Long Press Action
	0			2b00 = HW Reset (Power Cycle)
				2b01 = Do nothing
				2b10 = Enter Ship Mode
				2b11 = Enter Ship Mode
5	ADCIN_MODE	R/W	1b0	ADCIN Pin Mode of Operation
				1b0 = General Purpose ADC input (no Internal biasing)
				1b1 = 10K NTC ADC input (80 μA biasing)
4	RESERVED	R/W	1b0	Reserved
3-2	PG_MODE_1:0	R/W	2b00	PG Pin Mode of Operation
				2b00 = VIN Power Good
				2b01 = Deglitched Level Shifted /MR
				2b10 = General Purpose Open Drain Output
				2b11 = General Purpose Open Drain Output
1-0	PMID_MODE_1:0	R/W	2b00	PMID Control
				Sets how PMID is powered in any state, except Ship Mode.
				2b00 = PMID powered from BAT or VIN if present
				2b01 = PMID powered from BAT only, even if VIN is present
				2b10 = PMID disconnected and left floating
				2b11 = PMID disconnected and pulled down.




## 8.5.1.24 ICCTRL2 Register (Address = 0x37) [reset = 0x40]

ICCTRL2 is shown in Figure 54 and described in Table 33.

Return to Summary Table.

## Figure 54. ICCTRL2 Register



## Table 33. ICCTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	PMID_REG_CTRL_2:0	R/W	3b010	System (PMID) Regulation Voltage
				3b000 = Battery Tracking
				3b001 = 4.4 V
				3b010 = 4.5 V
				3b011 = 4.6 V
				3b100 = 4.7 V
				3b101 = 4.8 V
				3b110 = 4.9 V
				3b111 = Pass-Through (V <sub>IN</sub> )
4	GPO_PG	R/W	1b0	/PG General Purpose Output State Control
				1b0 = Pulled Down
				1b1 = High Z
3-2	RESERVED	R/W	2b00	Reserved
1	HWRESET_14S_WD	R/W	1b0	Enable for 14-second I <sup>2</sup> C watchdog timer for HW Reset after VIN connection
				1b0 = Timer disabled
				$1b1$ = Device will perform HW reset if no $I^2C$ transaction is done within 14 s after VIN is present
0	CHARGER_DISABLE	R/W	1b0	Charge Disable
				1b0 = Charge enabled if /CE pin is low
				1b1 = Charge disabled




## 8.5.1.25 ADCCTRL0 Register (Address = 0x40) [reset = 0x2]

ADCCTRL0 is shown in Figure 55 and described in Table 34.

Return to Summary Table.

## Figure 55. ADCCTRL0 Register



#### Table 34. ADCCTRL0 Register Field Descriptions

Bit     Field     Type     Reset     Description       7-6     ADC_READ_RATE_1:0     R/W     2b00     Read rate for ADC measurements in BAT Only operation and the support of the su	on done when
2b00 = Manual Read (Measurement ADC_CONV_START is set) 2b01 = Continuous 2b10 = Every 1 second 2b11 = Every 1 minute	
ADC_CONV_START is set)  2b01 = Continuous  2b10 = Every 1 second  2b11 = Every 1 minute	done when
2b10 = Every 1 second 2b11 = Every 1 minute	
2b11 = Every 1 minute	
·	
5 ADC CONV START R/W 1b0 ADC Conversion Start Trigger	
Bit goes back to 0 when conversion is complete	
1b0 = No ADC conversion	
1b1 = Initiates ADC measurement in Manual Read ope	ration
4-3 ADC_CONV_SPEED_1:0 R/W 2b00 ADC Conversion Speed	
2b00 = 24 ms (highest accuracy)	
2b01 = 12 ms	
2b10 = 6 ms	
2b11 = 3 ms	
2-0 ADC_COMP1_2:0 R/W 3b010 ADC Channel for Comparator 1	
3b000 = Disabled	
3b001 = ADCIN	
3b010 = TS	
3b011 = VBAT	
3b100 = ICHARGE	
3b101 = VIN	
3b110 = PMID	
3b111 = IIN	




## 8.5.1.26 ADCCTRL1 Register (Address = 0x41) [reset = 0x40]

ADCCTRL1 is shown in Figure 56 and described in Table 35.

Return to Summary Table.

## Figure 56. ADCCTRL1 Register



## Table 35. ADCCTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	ADC_COMP2_2:0	R/W	3b010	ADC Channel for Comparator 2
				3b000 = Disabled
				3b001 = ADCIN
				3b010 = TS
				3b011 = VBAT
				3b100 = ICHARGE
				3b101 = VIN
				3b110 = PMID
				3b111 = IIN
4-2	ADC_COMP3_2:0	R/W	3b000	ADC Channel for Comparator 3
				3b000 = Disabled
				3b001 = ADCIN
				3b010 = TS
				3b011 = VBAT
				3b100 = ICHARGE
				3b101 = VIN
				3b110 = PMID
				3b111 = IIN
1-0	RESERVED	R/W	2b00	Reserved




## 8.5.1.27 ADC\_DATA\_VBAT\_M Register (Address = 0x42) [reset = X]

ADC\_DATA\_VBAT\_M is shown in Figure 57 and described in Table 36.

Return to Summary Table.

## Figure 57. ADC\_DATA\_VBAT\_M Register



## Table 36. ADC\_DATA\_VBAT\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	VBAT_ADC_15:8	R/W	X	ADC VBAT Measurement MSB




## 8.5.1.28 ADC\_DATA\_VBAT\_L Register (Address = 0x43) [reset = X]

ADC\_DATA\_VBAT\_L is shown in Figure 58 and described in Table 37.

Return to Summary Table.

# Figure 58. ADC\_DATA\_VBAT\_L Register



## Table 37. ADC\_DATA\_VBAT\_L Register Field Descriptions

	Bit	Field	Туре	Reset	Description
ſ	7-0	VBAT_ADC_7:0	R/W	X	ADC VBAT Measurement LSB




## 8.5.1.29 $ADC_DATA_TS_M$ Register (Address = 0x44) [reset = X]

ADC\_DATA\_TS\_M is shown in Figure 59 and described in Table 38.

Return to Summary Table.

## Figure 59. ADC\_DATA\_TS\_M Register



## Table 38. ADC\_DATA\_TS\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_ADC_15:8	R/W	Χ	ADC TS Measurement MSB




## 8.5.1.30 ADC\_DATA\_TS\_L Register (Address = 0x45) [reset = X]

ADC\_DATA\_TS\_L is shown in Figure 60 and described in Table 39.

Return to Summary Table.

## Figure 60. ADC\_DATA\_TS\_L Register



## Table 39. ADC\_DATA\_TS\_L Register Field Descriptions

Ī	Bit	Field	Туре	Reset	Description
	7-0	TS_ADC_7:0	R/W	X	ADC TS Measurement LSB




## 8.5.1.31 ADC\_DATA\_ICHG\_M Register (Address = 0x46) [reset = X]

ADC\_DATA\_ICHG\_M is shown in Figure 61 and described in Table 40.

Return to Summary Table.

# Figure 61. ADC\_DATA\_ICHG\_M Register



## Table 40. ADC\_DATA\_ICHG\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_ADC_15:8	R/W	Χ	ADC ICHG Measurement MSB




## 8.5.1.32 ADC\_DATA\_ICHG\_L Register (Address = 0x47) [reset = X]

ADC\_DATA\_ICHG\_L is shown in Figure 62 and described in Table 41.

Return to Summary Table.

# Figure 62. ADC\_DATA\_ICHG\_L Register



## Table 41. ADC\_DATA\_ICHG\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_ADC_7:0	R/W	X	ADC ICHG Measurement LSB




## 8.5.1.33 ADC\_DATA\_ADCIN\_M Register (Address = 0x48) [reset = X]

ADC\_DATA\_ADCIN\_M is shown in Figure 63 and described in Table 42.

Return to Summary Table.

## Figure 63. ADC\_DATA\_ADCIN\_M Register



## Table 42. ADC\_DATA\_ADCIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADCIN_ADC_15:8	R/W	X	ADC ADCIN Measurement MSB




## 8.5.1.34 $ADC_DATA\_ADCIN\_L$ Register (Address = 0x49) [reset = X]

ADC\_DATA\_ADCIN\_L is shown in Figure 64 and described in Table 43.

Return to Summary Table.

## Figure 64. ADC\_DATA\_ADCIN\_L Register



## Table 43. ADC\_DATA\_ADCIN\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADCIN_ADC_7:0	R/W	X	ADC ADCIN Measurement LSB




# 8.5.1.35 ADC\_DATA\_VIN\_M Register (Address = 0x4A) [reset = X]

ADC\_DATA\_VIN\_M is shown in Figure 65 and described in Table 44.

Return to Summary Table.

# Figure 65. ADC\_DATA\_VIN\_M Register



# Table 44. ADC\_DATA\_VIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	VIN_ADC_15:8	R/W	X	ADC VIN Measurement MSB




# 8.5.1.36 ADC\_DATA\_VIN\_L Register (Address = 0x4B) [reset = X]

ADC\_DATA\_VIN\_L is shown in Figure 66 and described in Table 45.

Return to Summary Table.

# Figure 66. ADC\_DATA\_VIN\_L Register



# Table 45. ADC\_DATA\_VIN\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	VIN_ADC_7:0	R/W	X	ADC VIN Measurement LSB




# 8.5.1.37 ADC\_DATA\_PMID\_M Register (Address = 0x4C) [reset = X]

ADC\_DATA\_PMID\_M is shown in Figure 67 and described in Table 46.

Return to Summary Table.

# Figure 67. ADC\_DATA\_PMID\_M Register



# Table 46. ADC\_DATA\_PMID\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PMID_ADC_15:8	R/W	X	ADC PMID Measurement MSB




# 8.5.1.38 ADC\_DATA\_PMID\_L Register (Address = 0x4D) [reset = X]

ADC\_DATA\_PMID\_L is shown in Figure 68 and described in Table 47.

Return to Summary Table.

# Figure 68. ADC\_DATA\_PMID\_L Register



# Table 47. ADC\_DATA\_PMID\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PMID_ADC_7:0	R/W	X	ADC PMID Measurement LSB




# 8.5.1.39 ADC\_DATA\_IIN\_M Register (Address = 0x4E) [reset = X]

ADC\_DATA\_IIN\_M is shown in Figure 69 and described in Table 48.

Return to Summary Table.

# Figure 69. ADC\_DATA\_IIN\_M Register



# Table 48. ADC\_DATA\_IIN\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	IIN_ADC_15:8	R/W	X	ADC IIN Measurement MSB




# 8.5.1.40 ADC\_DATA\_IIN\_L Register (Address = 0x4F) [reset = X]

ADC\_DATA\_IIN\_L is shown in Figure 70 and described in Table 49.

Return to Summary Table.

# Figure 70. ADC\_DATA\_IIN\_L Register



# Table 49. ADC\_DATA\_IIN\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	IIN_ADC_7:0	R/W	X	ADC IIN Measurement LSB




# 8.5.1.41 ADCALARM\_COMP1\_M Register (Address = 0x52) [reset = 0x23]

ADCALARM\_COMP1\_M is shown in Figure 71 and described in Table 50.

Return to Summary Table.

# Figure 71. ADCALARM\_COMP1\_M Register



# Table 50. ADCALARM\_COMP1\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	1_ADCALARM_15:8	R/W	8b0010001	ADC Comparator 1 Threshold MSB




# 8.5.1.42 ADCALARM\_COMP1\_L Register (Address = 0x53) [reset = 0x20]

ADCALARM\_COMP1\_L is shown in Figure 72 and described in Table 51.

Return to Summary Table.

# Figure 72. ADCALARM\_COMP1\_L Register



# Table 51. ADCALARM\_COMP1\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	1_ADCALARM_7:4	R/W	4b0010	ADC Comparator 1 Threshold LSB
3	1_ADCALARM_ABOVE	R/W	1b0	ADC Comparator1 Polarity
				1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold
				1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold
2-0	RESERVED	R/W	3b000	Reserved




# 8.5.1.43 ADCALARM\_COMP2\_M Register (Address = 0x54) [reset = 0x38]

ADCALARM\_COMP2\_M is shown in Figure 73 and described in Table 52.

Return to Summary Table.

# Figure 73. ADCALARM\_COMP2\_M Register



# Table 52. ADCALARM\_COMP2\_M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	2_ADCALARM_15:8	R/W	8b0011100 0	ADC Comparator 2 Threshold MSB




# 8.5.1.44 ADCALARM\_COMP2\_L Register (Address = 0x55) [reset = 0x90]

ADCALARM\_COMP2\_L is shown in Figure 74 and described in Table 53.

Return to Summary Table.

# Figure 74. ADCALARM\_COMP2\_L Register



# Table 53. ADCALARM\_COMP2\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	2_ADCALARM_7:4	R/W	4b1001	ADC Comparator 2 Threshold LSB
3	2_ADCALARM_ABOVE	R/W	1b0	ADC Comparator 2 Polarity
				1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold
				1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold
2-0	RESERVED	R/W	3b000	Reserved




# 8.5.1.45 ADCALARM\_COMP3\_M Register (Address = 0x56) [reset = 0x0]

ADCALARM\_COMP3\_M is shown in Figure 75 and described in Table 54.

Return to Summary Table.

# Figure 75. ADCALARM\_COMP3\_M Register



# Table 54. ADCALARM\_COMP3\_M Register Field Descriptions

Bit	Field	1	Туре	Reset	Description
7-0	3_ADCALARM	I_15:8 F	R/W	8b0000000 0	ADC Comparator 3 Threshold MSB




# 8.5.1.46 ADCALARM\_COMP3\_L Register (Address = 0x57) [reset = 0x0]

ADCALARM\_COMP3\_L is shown in Figure 76 and described in Table 55.

Return to Summary Table.

# Figure 76. ADCALARM\_COMP3\_L Register



# Table 55. ADCALARM\_COMP3\_L Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	3_ADCALARM_7:4	R/W	4b0000	ADC Comparator 3 Threshold LSB
3	3_ADCALARM_ABOVE	R/W	1b0	ADC Comparator 3 Polarity
				1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold
				1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold
2-0	RESERVED	R/W	3b000	Reserved




# 8.5.1.47 $ADC_READ_EN$ Register (Address = 0x58) [reset = 0x0]

ADC\_READ\_EN is shown in Figure 77 and described in Table 56.

Return to Summary Table.

# Figure 77. ADC\_READ\_EN Register



#### Table 56. ADC\_READ\_EN Register Field Descriptions

D.,		-		D. 1.0
Bit	Field	Туре	Reset	Description
7	EN_IIN_READ	R/W	1b0	Enable measurement for Input Current (IIN) Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
6	EN_PMID_READ	R/W	1b0	Enable measurement for PMID Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
5	EN_ICHG_READ	R/W	1b0	Enable measurement for Charge Current Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
4	EN_VIN_READ	R/W 1b0 Enable mea		Enable measurement for Input Voltage (VIN) Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
3	EN_VBAT_READ	R/W	1b0	Enable measurement for Battery Voltage (VBAT) Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
2	EN_TS_READ	R/W	1b0	Enable measurement for TS Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
1	EN_ADCIN_READ	R/W	1b0	Enable measurement for ADCIN Channel
				1b0 = ADC measurement disabled
				1b1 = ADC measurement enabled
0	RESERVED	R/W	1b0	Reserved




# 8.5.1.48 TS\_FASTCHGCTRL Register (Address = 0x61) [reset = 0x34]

TS\_FASTCHGCTRL is shown in Figure 78 and described in Table 57.

Return to Summary Table.

# Figure 78. TS\_FASTCHGCTRL Register



#### Table 57. TS\_FASTCHGCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6-4	TS_VBAT_REG2:0	R/W	3b011	Reduced target battery voltage during Warm
			3b000 = No reduction	
				3b001 = VBAT_REG - 50 mV
				3b010 = VBAT_REG - 100 mV
				3b011 = VBAT_REG - 150 mV
				3b100 = VBAT_REG - 200 mV
				3b101 = VBAT_REG - 250 mV
				3b110 = VBAT_REG - 300 mV
				3b111 = VBAT_REG - 350 mV
3	RESERVED	R/W	1b0	Reserved
2-0	TS_ICHRG_2:0	R/W	3b100	Fast charge current when decreased by TS function
				3b000 = No reduction
				3b001 = 0.875 x ICHG
				3b010 = 0.750 x ICHG
				3b011 = 0.625 x ICHG
				3b100 = 0.500 x ICHG
				3b101 = 0.375 x ICHG
				3b110 = 0.250 x ICHG
				3b111 = 0.125 x ICHG




# 8.5.1.49 $TS\_COLD$ Register (Address = 0x62) [reset = 0x7C]

TS\_COLD is shown in Figure 79 and described in Table 58.

Return to Summary Table.

# Figure 79. TS\_COLD Register



# Table 58. TS\_COLD Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_COLD_7:0	R/W	8b0111110	TS Cold Threshold
			0	1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV




# 8.5.1.50 TS\_COOL Register (Address = 0x63) [reset = 0x6D]

TS\_COOL is shown in Figure 80 and described in Table 59.

Return to Summary Table.

# Figure 80. TS\_COOL Register



# Table 59. TS\_COOL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_COOL_7:0	R/W	8b0110110	TS Cool Threshold
			1	1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV




# 8.5.1.51 $TS_WARM$ Register (Address = 0x64) [reset = 0x38]

TS\_WARM is shown in Figure 81 and described in Table 60.

Return to Summary Table.

# Figure 81. TS\_WARM Register



# Table 60. TS\_WARM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_WARM_7:0	R/W	8b0011100	TS Warm Threshold
			0	1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV




# 8.5.1.52 $TS\_HOT$ Register (Address = 0x65) [reset = 0x27]

TS\_HOT is shown in Figure 82 and described in Table 61.

Return to Summary Table.

# Figure 82. TS\_HOT Register



# Table 61. TS\_HOT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_HOT_7:0	R/W	8b0010011	TS Hot Threshold
			1	1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV




# 8.5.1.53 DEVICE\_ID Register (Address = 0x6F) [reset = 0x35]

DEVICE\_ID is shown in Figure 83 and described in Table 62.

Return to Summary Table.

# Figure 83. DEVICE\_ID Register



# Table 62. DEVICE\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DEVICE_ID_7:0	R	8b0011010	Device ID
			1	110101b = BQ25155



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

A typical application of the BQ25155 consists of the device configured as an I<sup>2</sup>C controlled single cell Li-ion battery charger and power path manager or small battery applications such as smart-watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the  $\overline{\text{MR}}$  input to a push-button to send interrupts to the host as the button is pressed or to allow the application's end user to reset the system. If not used this pin must be left floating or tied to BAT.

The ADCIN pin may be tied to ground or be connected to a signal which the system designer desires to measure using the integrated ADC. The signal must be scaled down to no exceed the 0 - 1.2 V range of the ADCIN input range.

#### 9.2 Typical Application




Figure 84. Typical Application Diagram



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

The design parameters for the following design example are shown in Table 63 below.

**Table 63. Design Parameters** 

PARAMETER	VALUE
IN Supply Voltage	5 V
Battery Regulation Voltage	4.2 V
LDO Output Voltage	LDO (1.8 V)

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Input (IN/PMID) Capacitors

Low ESR ceramic capacitors such as X7R or X5R is preferred for input decoupling capacitors and should be places as close as possible to the supply and ground pins fo the IC. Due to the voltage derating of the capacitors it is recommended at 25-V rated capacitors are used for IN and PMID pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than 1  $\mu$ F.

#### 9.2.2.2 VDD, LDO Input and Output Capacitors

A Low ESR ceramic capacitor such as X7R or X5R is recommended for the LDO decoupling capacitor. A 4.7- $\mu$ F capacitor is recommended for VDD output. For the LDO output a 2.2- $\mu$ F capacitor is recommended. The minimum supported capacitance after derating must be higher than 1  $\mu$ F to ensure stability. The VINLS input bypass capacitor value should match or exceed the LDO output capacitor value.

#### 9.2.2.3 TS

A 10-K $\Omega$  NTC should be connected in parallel to a 10-k $\Omega$  biasing resistor connected to ground. The ground connection of both the NTC and biasing resistor must be done as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due IR drops on the board ground lines.

If the system designer does not wish to use the TS function for charging control, a 5-k $\Omega$  resistor from TS to ground must be connected.

#### 9.2.2.4 Recommended Passive Components


**Table 64. Recommended Passive Components** 

		MIN	NOM	MAX	UNIT
C <sub>PMID</sub>	Capacitance in PMID pin	1 <sup>(1)</sup>	22	47	μF
C <sub>LDO</sub>	LDO output capacitance	1	2.2	4.7	μF
C <sub>VDD</sub>	VDD output capacitance	1	2.2	4.7	μF
C <sub>BAT</sub>	BAT pin capacitance	1		-	μF
C <sub>IN</sub>	IN input bypass capacitance	1	4.7	10	μF
C <sub>INLS</sub>	VINLS input bypass capacitance	1		-	μF
C <sub>TS</sub>	Capacitance from TS pin to ground	0	0	1	nF

(1) For PMID regulation loop stability, for better transient performance a minimum capacitance (after derating) of 10 μF is recommended.




#### 9.2.3 Application Curves



Submit Documentation Feedback


Copyright © 2019, Texas Instruments Incorporated





Copyright © 2019, Texas Instruments Incorporated






Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated





Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



# 10 Power Supply Recommendations

The BQ25155 requires the adapter or IN supply to be between 3.4 V and 5.5 V with at least 600-mA rating. The battery voltage must be higher than 2.4 V or V<sub>BATUVLO</sub> to ensure proper operation

Product Folder Links: BQ25155

Submit Documentation Feedback



#### 11 Layout

# 11.1 Layout Guidelines

- · Have solid ground plane that is tied to the GND bump
- Place LDO and VDD output capacitors as close as possible to the respective bumps and GND or ground plane with short copper trace connection
- Place PMID capacitor as close to the PMID bump as possible and GND or ground plane.

# 11.2 Layout Example




Figure 104. Layout Example



#### 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following: BQ25150EVM User's Guide

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

11-Jul-2019

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25155YFPR	ACTIVE	DSBGA	YFP	20	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25155	Samples
BQ25155YFPT	ACTIVE	DSBGA	YFP	20	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25155	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Jul-2019

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2019


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25155YFPR	DSBGA	YFP	20	3000	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1
BQ25155YFPT	DSBGA	YFP	20	250	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jul-2019




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25155YFPR	DSBGA	YFP	20	3000	182.0	182.0	20.0
BQ25155YFPT	DSBGA	YFP	20	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated