

4/7/2017, 3/1/2020


## Picoblaze Demo

1. If you have not created a Xilinx\_project folder under C:\, please create one.

C:\Xilinx\_projects\


This folder path should not contain spaces. Though Windows has the bad habit of creating folder and file names with spaces, no CAD tool designer likes or supports such names.

If you are using VDI, do not create your directory under the VDI-suggested Documents folder (or the desktop) as it has a weird network folder path and you get an error like the one below.




2. Create a demo folder with three subfolders under this


C:\Xilinx\_projects\Picoblaze\_Design\_Steps\_Demo



3. Gather the assembler executable (kcpsm6.exe) and the assembler format file given to you (ROM\_form.v) under the assembly subdirectory.



3.1 Create your assembly program (.psm file ) by editing a similar file given to you. Keep a copy under sources subdirectory and also under the assembly subdirectory.  
The sources directory also consists of the top file.



4. Go to the “assembly” subdirectory and invoke (double-click) the assembler executable (kcpsm6.exe) and provide to it your .psm file and the format file.

kcpsm6.exe

KCPSM6 Assembler v2.70  
Ken Chapman - Xilinx Ltd - 16th May 2014

Enter name of PSM file: \_

kcpsm6.exe

KCPSM6 Assembler v2.70  
Ken Chapman - Xilinx Ltd - 16th May 2014

Enter name of PSM file: prom\_demo.psm\_

```

Enter name of PSM file: prom_demo.psm

Reading top level PSM file...
C:\Xilinx_projects\Picoblaze_Design_Steps_Demo\assembly\prom_demo.psm

A total of 36 lines of PSM code have been read

Checking line labels
Checking CONSTANT directives
Checking STRING directives
Checking TABLE directives
Checking instructions

Writing formatted PSM file...
C:\Xilinx_projects\Picoblaze_Design_Steps_Demo\assembly\prom_demo.fmt

Expanding text strings
Expanding tables
Resolving addresses and Assembling Instructions
Last occupied address: 002 hex
Nominal program memory size: 1K (1024) address(9:0)
Occupied memory locations: 3
Assembly completed successfully


Writing LOG file...
C:\Xilinx_projects\Picoblaze_Design_Steps_Demo\assembly\prom_demo.log
Writing HEX file...
C:\Xilinx_projects\Picoblaze_Design_Steps_Demo\assembly\prom_demo.hex
Writing Verilog file...
C:\Xilinx_projects\Picoblaze_Design_Steps_Demo\assembly\prom_demo.v

KCPSM6 Options.....
R - Repeat assembly with 'prom_demo.psm'
N - Assemble new file.
Q - Quit


```

Type "Q" to quit and look at the contents of your directory.

5. Note the highlighted parts. Since our programs are small, it assembles into a BRAM of 1K location (1K instructions) . It has produced an output file of prom\_demo.v (name based on the fact that our assembly language program is named as prom\_demo.psm).



6. copy prom\_demo.v to source directory




7. Create or use the given top file picoblaze\_demo\_top.v. Add the .xdc file with the needed pin definitions. Add the kcpsm6.v file (the picoblaze processor file) provided by Xilinx (which is provided by us to you via the demo zip file) to the source subdirectory

The top file (here picoblaze\_demo\_top.v) contains the picoblaze soft processor instantiation.

"7s" stands for the Xilinx 7-series FPGAs. Artix-7 is a 7-series FPGA.

```
prom_demo #(
    // .C_FAMILY      ("S6"),    // Nexys-3
    .C_FAMILY        ("7s"),    // Nexys-4
    .C_RAM_SIZE_WORDS (1),
    .C_JTAG_LOADER_ENABLE (1))
program_rom (
    .rd1          (rd1),
    .enable       (bram_enable),
    .address      (address),
    .instruction   (instruction),
    .clk          (board_clk));
```

8. Invoke Vivado



## 9. Setup the project (project properties, etc.)

**New Project**

**Project Name**  
Enter a name for your project and specify a directory where the project data files will be stored.

Project name:  *Some name for our demo project*

Project location:  *let all synthesis files be here*

☐ Create project subdirectory

Project will be created at: C:/Xilinx\_projects/Picoblaze\_Design\_Steps\_Demo/synthesis

**New Project**

**Project Type**  
Specify the type of project to create.

☒ **RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☐ Do not specify sources at this time

## Add Sources => Add Files

**Add Source Files**

Look in:

☒ kcpsm6.v  
☒ picoblaze\_demo\_top.v  
☒ prom\_demo.v

**Recent Directories**  
C:/Xilinx\_projects/Picoblaze\_Design\_Steps\_Demo/synthesis

**File Preview**  
//  
////////////////////////////////////  
< >

File name:

Files of type:

New Project

### Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
	1	kcpsm6.v	xil_defaultlib	Synthesis & Simulation	C:/Xilinx_projects/Picoblaze_De
	2	picoblaze_demo_top.v	xil_defaultlib	Synthesis & Simulation	C:/Xilinx_projects/Picoblaze_De
	3	prom_demo.v	xil_defaultlib	Synthesis & Simulation	C:/Xilinx_projects/Picoblaze_De

Next

New Project

### Add Constraints (optional) *Add Files*

Specify or create constraint files for physical and timing constraints.

Add Constraint Files

Look in: sources

ee354\_divider\_top.xdc

#### Recent Directories

C:/Xilinx\_projects/Picoblaze\_Design\_Steps\_Demo/sources

#### File Preview

File name: ee354\_divider\_top.xdc

Files of type: Design Constraint Files (.sdc, xdc)

OK

Cancel

New Project

### Add Constraints (optional)

Specify or create constraint files for physical and timing constraints.

Constraint File	Location
ee354_divider_top.xdc	C:/Xilinx_projects/Picoblaze_Design_Steps_Demo/sources

Next

New Project

**Default Part**

Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#) [Update Board Repositories](#)

Vendor: All Name: All Board Rev: Latest

Search: Q-

Display Name	Preview	Vendor	File Version	Pa
Nexys4		digilentinc.com	1.1	xc7a100tcsg324-1


New Project

**VIVADO**  
HLS Editions

**New Project Summary**

- A new RTL project named 'P\_Demo' will be created.
- 3 source files will be added.
- 1 constraints file will be added.
- The default part and product family for the new project:  
Default Board: Nexys4  
Default Part: xc7a100tcsg324-1  
Product: Artix-7  
Family: Artix-7  
Package: csg324  
Speed Grade: -1

**Finish**



10.

**Run Synthesis**


**Run Implementation**

**Generate Bit stream**

**Open Hardware Manager**

**Open Target => Auto-connect**

**Program Device =>**



**Program**

Verify on the board, that the 8 LEDs

{Ld7, Ld6, Ld5, Ld4, Ld3, Ld2, Ld1, Ld0}




follow the 8 switches

{Sw7, Sw6, Sw5, Sw4, Sw3, Sw2, Sw1, Sw0}












11. Notice directory structure, where we gather the source files under sources subdirectory, assembler related files under assembly subdirectory and synthesis-related files under synthesis subdirectory.

Windows (C:) > Xilinx\_projects > Picoblaze\_Design\_Steps\_Demo

<input type="checkbox"/> Name	Date modified
 synthesis	3/1/2020 4:37 PM
 sources	3/1/2020 4:20 PM
<input checked="" type="checkbox"/>  assembly	3/1/2020 3:22 PM

This facilitates carrying the sources files easily to another project. Actually, carry the sources subdirectory and the assembly subdirectory to another project as you need the assembler executable (kcpsm6.exe) and the ROM format file (ROM\_form.v) for the next project.

Windows (C:) > Xilinx\_projects > Picoblaze\_Design\_Steps\_Demo > assembly

<input type="checkbox"/> Name	Date modified
 kcpsm6.exe	5/16/2014 9:35 AM
 KCPSM6_session_log.txt	3/1/2020 3:28 PM
 kcpsm6_x_cutble.txt	10/22/2017 4:47 PM
 prom_demo.fmt	3/1/2020 3:22 PM
 prom_demo.hex	3/1/2020 3:22 PM
 prom_demo.log	3/1/2020 3:22 PM
 prom_demo.psm	3/1/2020 7:11 AM
 prom_demo.v	3/1/2020 3:22 PM
 ROM_form.v	3/12/2018 12:09 PM