CPEN 230L: Introduction to Digital Logic Laboratory Lab #11: Finite State Machines Scott Tornquist 12/3/2019


Part 1:

- Pre-lab work:
 - At t=4, w the current state is at 3, but W_r changes to 1 and this causes the next state to be 5 instead of 4, so there are not 4 zeros' in a row, so z is not triggered and remains 0
 - At t=8, the current state becomes 4 because there were 4 consecutive 0's in a row, so z is triggered and becomes 1
 - At t=12, the current state becomes 8 because there were 4 consecutive 1's in a row, so z is triggered and becomes 1
 - o nReset is active low because at the beginning of the wave it is set to zero and the current state becomes 0, meaning it was reset by the active low nReset
- Procedure Changes:
 - o None
- Results:

Seq4FSM tb.v (Test Bench)

```
T:/Lab 11/SRC/seq4FSM_tb.v (/seq4FSM_tb) - Default =
Ln#
21
           $display("time nReset w c_state n_state
           $monitor("%4d %6b %1b %7d %7d %1b",
22
     卓
23
             $time, nReset_r, w_r, curr_state_w, next_state_w, z_w);
24
25
                                  // Test Procedure
26
                Clock_r = 1'bl; // @t=0: Clock = 1 so +edges @t = 1, 2, 3...
27
                nReset_r = 1'b0; //
                                         reset
28
                       = 1'b0; //
                                         main FSM input low
                wr
29
           #0.5 nReset_r = 1'bl; // @t=0.5 release reset
30
31
                         = 1'bl; // @t=3.5 w goes high, avoid z going high @t=4
           #3
                         = 1'b0; // @t=4.5 w goes low to start a seq of 4 0s
32
                wr
33
                                  // @t=8 z should go high, after seq of 4 0s
34
                         = 1'bl; // @t=8.5 w high (start long pulse)
35
                                  // @t=9 z should go low
36
                                  // @t=12 z should go high, after seg of 4 ls
37
                         = 1'b0; // @t=13.5 w low (end long pulse)
38
     白
                                  // @t=14 z should go low
39
                                  // Next demonstrate the reset.
40
                nReset_r = 1'b0; // @t=18.5 z has gone high, reset on clock -edge
                                  // @t=19 (next clock +edge) z should go low
41
42
           #1.5 $finish;
                                  // @t=20, finish
43
         end
44
45
         seq4FSM fsm (
                                  // instantiate the DUT
46
                       (Clock r),
           .Clock
47
           .nReset
                       (nReset r),
48
           .W
                       (w_r),
49
           . z
                       (z_w),
50
           .curr_state (curr_state_w),
51
           .next_state (next_state_w) );
52
     endmodule
53
54
```

Test Bench Wave Form




Test Bench Table Output

```
run
                           2
              1
                 0
                                     3 0
     3
              1
                 0
                           3
                                        0
              1
                 1
                           3
                                     5
                                        0
              1
                 1
                           5
                                     6
                                        0
      4
                 0
     5
              1
                                        0
                           5
                                     1
     5
              1
                 0
                                     2
                           1
                                        0
     6
              1
                 0
                           2
                                     3
                                        0
     7
              1
                 0
                           3
                                     4
                                        0
     8
              1
                 0
                           4
                                     4
                                        1
     9
              1
                 1
                           4
                                     5 1
     9
              1
                 1
                           5
                                     6
                                        0
    10
              1
                 1
                           6
                                     7
                                        0
    11
                 1
                                     8
                                        0
run
                           8
                 1
                                     8
    12
              1
                                        1
              1
                 0
    14
                           8
                                     1 1
                 0
    14
              1
                 0
                           2
                                     3
                                        0
    15
              1
                 0
                           3
                                     4
                                        0
    16
              1
                 0
    17
                           4
                                     4
                                        1
                                        1
              0
    19
                 0
                           4
                                     4
    19
              0
                 0
                           0
                                     1 0
  ** Note: $finish
                        : T:/Lab 11/SRC/seq4FSM_tb.v(42)
     Time: 20 sec Iteration: 0 Instance: /seq4FSM_tb
```

seq4FSM top.v

```
🗐 🔲 📅 🖆 🖆 🖪 🗗 🐿 🕦 💆 📚 🗏
          // CPEN 230L lab 11, Sequence of 4 FSM on the DE2-115 board
// Scott Tornquist, 12/3/2019
       ⊡ module seq4FSM_top (
| input CLOCK_50,
 4
                                                 // for debouncer
// Clock (FSM input)
// w, nReset (FSM inputs)
// z (FSM output)
// FSM current state (A b C d E F G H I)
 5
 67
             input
                                KEY0,
            input [1:0] SW,
output LEDGO,
 8
            output [6:0] HEX1,
output [6:0] HEX0);
10
                                                 // FSM next state
11
            wire KEY0_clean_w;  // debounced KEY0
wire [3:0] curr_state_w;  // current state
wire [3:0] next_state_w;  // next state
12
13
14
15
            // Clean up noisy KEYO with debounce settling of 1/50e6 s/period *
// 2^20 periods ~= 21.0 ms.
debouncer #(.cnt_bits (20)) db1 (
    .clk_i (CLOCK_50),
    .noisy_i (KEYO),
    .clean_o (KEYO_clean_w) );
16
17
18
       19
20
21
22
           seq4FSM_fsm (
23
24
25
26
27
28
29
       (~KEYO_clean_w), // key press = + edge
(Sw[0]), // active low synchronous reset
(Sw[1]), // main FSM input
               .clock
                .nReset
               . W
                                  (LEDGO)
               . z
               .curr_state (curr_state_w),
.next_state (next_state_w));
30
            31
       32
33
34
           a2i7seg decoder0 ( // next state to A..I on HEX0
   .code_i (next_state_w),
   .disp_o (HEX0));
35
       36
37
38
39
          endmodule
40
```

RTL Viewer




```
| 🐽 📝 | 🏗 🕮 | 🖪 🗗 ഫ | 🕡 🖫 | 🤣 | 267 📃
            // CPEN 230L lab 11, Sequence of 4 0s or 1s Finite State Machine
// Scott Tornquist 12/3/2019
       6
7
  8
10
11
12
               parameter // state assignment (minimum flip-flops, not one-hot) A = 4'd0, B = 4'd1, C = 4'd2, D = 4'd3, E = 4'd4, F = 4'd5, G = 4'd6, H = 4'd7, I = 4'd8;
13
14
15
               // registers for use in "always" block procedural assignments
reg [3:0] curr_state_r;
reg [3:0] next_state_r;
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
                     See textbook Figure 6.29 on p356. Define the *combinational*
                    circuit that defines next state, using *blocking* assignment "=".
                always @(curr_state_r, w)
                  lways @(curr_state_r, w)
case (curr_state_r)
A: if (!w) next_state_r = B; else next_state_r = F;
B: if (!w) next_state_r = C; else next_state_r = F;
C: if (!w) next_state_r = D; else next_state_r = F;
D: if (!w) next_state_r = E; else next_state_r = F;
E: if (!w) next_state_r = E; else next_state_r = F;
F: if (!w) next_state_r = B; else next_state_r = G;
G: if (!w) next_state_r = B; else next_state_r = H;
H: if (!w) next_state_r = B; else next_state_r = I;
I: if (!w) next_state_r = B; else next_state_r = I;
        32
33
34
35
                            Write this part to complete the state diagram.
                       default:
                                          next_state_r = 4'bxxxx; // required, not all 16 used
                   endcase
36
37
38
39
               // Define the *sequential* circuit implemented with flip-flops, using // *non-blocking* assignment "<=". The reset signal doesn't appear in // the sensitivity list because we want a *synchronous* reset. always @(posedge Clock) // complete the always block begin
40
41
42
43
44
45
         if (!nReset)
                            curr_state_r <= A;</pre>
                       else
46
                            curr_state_r <= next_state_r;
47
48
49
50
51
52
53
                // Define the *combinational* circuit that sets outputs based on the
               // current state of the FSM.

assign z = ((curr_state_r == E) || (curr_state_r == I));

assign curr_state = curr_state_r;


assign next_state = next_state_r;
54
55
            endmodule
```

RTL Viewer



A2i7seg.v

RTL Viewer



• Discussion:

- This lab was fairly straight forward and easy to code, we just had to edit 4 files, the important part of the lab was understanding how the FSM, test bench waveform, and Verilog code worked
- o The test bench and the top file just need basic connection to be made
- The hardest part was figuring out the code for the always blocks
- For the first block I used the state diagram to figure out which state went to which and followed the template given
- For the second block I just reasoned out that we needed to reset if the reset signal was zero and otherwise progress to the next state

Summary and Conclusions

- This lab was not too tough but enjoyable
- It was quick, which I liked, but it definitely gave me a better understanding and more practice with finite state machines
- As well as more practice working with the programs and coding, which was good after a 2-week break