

CPE 323 Intro to Embedded Computer Systems Timers

Aleksandar Milenkovic milenka@uah.edu





Admin


1. Practice guz for interrupts (closes Sunday)
2 Ruiz-65 Monday or Tuesday next week







Midterm Review (1)

>	Question 1							
	Consider a processor (iChargeputer20) with 16 20-bit registers, R0-R15. The register R0 acts as the program counter and a byte is the smallest addressable unit. Answer the following questions. Note: 2^8=256; 2^9=512; 2^10=1,024; 2^15=32,768; 2^16=65,536; 2^19=524,288; 2^20=1,048,576; 2^23=8,388,608; 2^24=16,777,216.							
	a. What is the size of the iChargeputer20 address space? Size: bytes; (Enter the number of bytes)							
	b. What is range of unsigned integers stored in an iChargeputer20 register?							
	Unsigned int range: Min= , Max= 104857 (exper minimum and							
	naximum numbers in the decimal number system)							
	c. What is the range of 2's complement signed integers stored in an iChargeputer20 registers?							
	Signed int range: Min= $-524,286$, Max= 527287 (enter minimum and							
	maximum numbers in the decimal number system)							
	d. How many bits do we need in an iCrageputer20 instruction to encode one general-purpose register?							
	Register field size: bits							
	1 02 Nrey							
	2							












Midterm Review (2, 3)

>	Question 2	2 pts
	MSP430 PUSH onto the stack [Select] the stack pointer and POP from the stack pointer.	rom the

Question 3		2 pts
C. Landau and Land		li McD400
includes [Select]	10	chitecture (not extended) -bit registers. Register R1 is
[Select]	, register R2 is [Select]	
Stack poin	, register N2 is	tus
po i u	He / Link	register
		()





0400


Midterm Review (4)



Question 4 4 pts

Consider an MSP430 processor with the baseline architecture (address space is 2^16 bytes). It has 32 KB flash memory placed at the upper half of address space and 4 KB of RAM memory that starts at the address 0x0400. First 512 bytes of address space (starting at the address 0x0000) is reserved for I/O peripherals. Fill in the following entries by specifying the first and last word addresses. Note: for all addresses enter hex values starting with 0x.

Flash memory: Start address: 0×8000






RAM memory: Start address: 0x0400

I/O space: Start address: 0x0000

End address: OXO




32 KB








\supset	Question 5	20 pts
	Consider the following .data section starting at the address 0x1000. Assume R5=0x2000.	
_	.data lws: .word 1, 2, -4	
	Finish statements below by selecting correct options from dropdown menus for the following instructions (A and B). Instruction A:	g two
	MOV.W) 1ws, 0(R5);	
	Source addressing mode is [Select] >; Symbol	C
	Destination addressing mode is [Select] ;	ed
	Source operand address is [Select] ; Ox LOC	D
	Destination operand address is [Select]	0
	Instruction size is Select bytes.	
	Instruction Be	
(DADD.B #9, &lws	10
	Source addressing mode is [Select] Destination addressing mode is [Select]	ut -
	Destination addressing mode is [Select] ;	ute
	Destination operand address is [Select] ; OX 1 O(20
	The result of operation [Select] , Ox 10)













Watchdog Timers, Timers A/B





Figure 1-1. Functional Block Diagram – MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN





Watchdog Timer








Watchdog Timer Registers

15	14	13	12	11	10	9	8	
WDTPW								
7	6	5	4	3	2	1	0	
WDTHOLD	WDTSSEL		WDTTMSEL	WDTCNTCL		WDTIS		
rw-0	rw-0	rw-0	rw-0	r0(w)	rw-1	rw-0	rw-0	

Bit	Field	Туре	Reset	Description			
15-8	WDTPW	RW	69h	Watchdog timer password. Always read as 069h. Must be written as 5Ah; if any other value is written, a PUC is generated.			
7	WDTHOLD	RW	Oh	Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. 0b = Watchdog timer is not stopped. 1b = Watchdog timer is stopped.			
6-5	WDTSSEL	RW	0h	Watchdog timer clock source select 00b = SMCLK 01b = ACLK 10b = VLOCLK 11b = X_CLK; VLOCLK in devices that do not support X_CLK			
4	WDTTMSEL	RW	0h	Watchdog timer mode select 0b = Watchdog mode 1b = Interval timer mode			
3	WDTCNTCL	RW	Oh	Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000h. WDTCNTCL is automatically reset. 0b = No action 1b = WDTCNT = 0000h			
2-0	WDTIS	RW	4h	Watchdog timer interval select. These bits select the watchdog timer interval to set the WDTIFG flag and/or generate a PUC. 000b = Watchdog clock source /(2 ³¹) (18h:12m:16s at 32.768 kHz) 001b = Watchdog clock source /(2 ²⁷) (01h:08m:16s at 32.768 kHz) 010b = Watchdog clock source /(2 ²³) (00h:04m:16s at 32.768 kHz) 011b = Watchdog clock source /(2 ¹⁹) (00h:00m:16s at 32.768 kHz) 100b = Watchdog clock source /(2 ¹⁵) (1 s at 32.768 kHz) 101b = Watchdog clock source /(2 ¹³) (250 ms at 32.768 kHz) 110b = Watchdog clock source /(2 ⁹) (15.625 ms at 32.768 kHz) 111b = Watchdog clock source /(2 ⁶) (1.95 ms at 32.768 kHz)			




- Timer Block (counter)
- Capture/Compare Blocks








UP Mode








UP/Down Mode








Continuous Mode








Counter







Capture & Compare Block









TACCTLn: Capture Control

- **CMx** (Capture Mode)
 - 00 disabled /
 - 01 positive edge 🗸
 - − 10 negative edge
 - − 11 both edges
- CCISx (Capture Input Select)
 - 00 CCInA (outside timer)
 - 01 (CCInB) (outside timer)
 - 10 Gnd (pointless, but allows captures from SW)
 - 11/- Vdd (pointless, but allows captures from SW)
 - (for SW-triggered captures: use CMx=11, set CCIS1=1, and toggle CCIS0)
- SCS synchronizer bit ensures synchronization with the timer clock (SHOULD always be set)
 - Race conditions: the selected input changes at the same time as the timer clock
- (CCI) the state of the selected input can be read at any time from SW
- For output mode 0, this bit directly controls the state of the output










TACCTLn: Capture Control

- CAP: Capture mode
 - 0 Compare mode
 - 1 Capture mode




- Capture: TAR is copied into TACCRn, the channel flag CCIFGn is set, and a maskable interrupt is requested if bit CCIE in TACCTLx is set
- COV: Capture Overflow (next capture occurs before the TACCRn has been read following the previous event)





Capture Signal Synchronization

- The capture signal can be asynchronous to the timer clock and cause a race condition
- => Setting the SCS bit synchronizes the capture with the next timer clock







TACCTLn: Compare Mode

15	14	13	12	11	10	9	8
CMx		CCISx		scs	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	4	3	2	1	0
OUTMODx			CCIE	ccı	оит	cov	CCIFG
 rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)


- Compare mode: produces an output and at the time stored in TACCRn
- Actions when TAR reaches value in TACCRn
 - Internal EQU is set
 - CCIFGn flag is set and an interrupt is requested if enabled
 - Output OUTn is changed according to the mode set in OUTMODx bits in TACCTLn
 - Input signal to the capture HW, CCI, is latched into the SCCI bit
- Use compare mode to trigger periodic events on other peripherals (e.g., DAC, ADC)





Output Modes (UP)


DUTMODE - 3-6A








Output Modes (CONT)







Output Modes (UP/DOWN)







Toggle Pin 2.4 Using Timer A (A2)

```
* File:
               Lab7 D4.c (CPE 325 Lab7 Demo code)
* Function:
               Toggling signal using Timer A2 in continuous mode (MPS430F5529)
* Description: In this C program, Timer_A2 is configured for continuous mode. In
               this mode, the timer TA2 counts from 0 up to 0xFFFF (default 2^16).
               So, the counter period is 65,536*1/2^20 = 62.5ms when SMCLK is
               selected. The TA2.1 output signal is configured to toggle every
               time the counter reaches the maximum value, which corresponds to
               62.5ms. TA2.1 is multiplexed with the P2.4, and there is a extension
               header from this pin.
               Thus the output frequency on P2.4 will be f = SMCLK/(2*65536) \sim 8 \text{ Hz}.
               Please note that once configured, the Timer A toggles the signal
               in pin P2.4 automatically even when the CPU is in sleep mode.
               Please use oscillator to see this.
               Using the Grove Boosterpack, you can hook-up the Buzzer to the
               J14 header. This connects the Signal Pin of buzzer to P2.4.
               The buzzer produces sound when the signal value is high
               and vice versa.
```





Toggle Pin 2.4 Using Timer A (A2)

```
ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
       * Clocks:
                     An external watch crystal between XIN & XOUT is required for ACLK
                                MSP430F5529
                                              32kHz
                                         XOUT -
                                   P2.4/TA2.1 |--> Buzzer
       * Input:
                     None
       * Output:
                    Toggle output at P2.4 at 8Hz frequency using hardware TA2
       * Author:
                     Aleksandar Milenkovic, milenkovic@computer.org
                     Prawar Poudel
      #include <msp430F5529.h>
      void main(void) {
          WDTCTL = WDTPW +WDTHOLD; // Stop WDT
          P2DIR |= BIT4;
                                   // P2.4 output (TA2.1)
          P2SEL = BIT4;
                                     // P2.4 special function (TA2.1 output)
       TA2CCTL1 = QUTMOD 4
                                     // TA2.1 output is in toggle mode
           TA2CTL = JASSEL 2 + MC 2; 1// SMCLK is clock source, Continuous mode
          BIS SR(LPM0 bits + GIE); // Enter Low Power Mode 0
10/14/
```

24