

CPE 323 Intro to Embedded Computer Systems Interrupts (Exceptions)

Aleksandar Milenkovic

milenka@uah.edu





Admin





Instruction Execution Stages


- 1. Instruction Fet cu
- · 2. Decode
- · 3. Operand Fetch
- · 4. Execute
- 5. Store results
- 6. Exception process





What are Interrupts?

-7 Events (asynchronous) triggered in nardware.



Interropts are in Mandware, not software!

Asynchronous events!

Internally & externally.

You contrigger them by setting bits...





Sources of Interrupts





Interrupt Service Routine (ISRs)








What does MSP430 do as a response? • 1. Finish instruction execution Processing)

- · 2. Push PC and SR onto Stack
- 3. Clear SA -




- · 4. Scleet highest priority interrupt
- · 5. Clear IFG bit for single Source interrupts
- · 6. Read the Starting address of the corresponding ISA From the IUTC Interrupt
- · 7. Move into PC.





Tracking Interrupts? (IFG bits)








Masking Interrupts (IE Bits)

- -> Selective masking
- -> Global masking (GIE)
- -> NMI Non Maskuble- interrupt





Interrupt Vector Table



Priority based on





Interrupt Priorities

- -> Vectored
- -> Fixed priorities (cannot change them)

| | | l |
|---|--|---|
| | | |
| | | |
| | | |
| | | l |
| • | | l |
| • | | |
| 1 | | |
| , | | |
| | | |
| | | |
| | | l |





Parallel Ports and Interrupts

- P1 and P2 have interrupt capability
- P1IFG
- P1IE
- P1IES
- P2IFG
- P2IE
- P2IES

| PXDIR | |
|--------|-----|
| Px IN | |
| Px OUT | |
| P, 1FG | 7 6 |
| P. IES | 7 0 |

· Interrupts Review

1) Instruction Fetch

3) operand fetch
4) Instruction exe
5) Store results


1. Finish Instruction execution

4. Clear Sh except Scoro

5. Pich highest priority interropt.

6. Clear Corresponding IFA bit. (single source)

7. Read the corresponding entry from ZVT



length = 1 words 2 bytes. Total Size = 32x2=64bytes.