

# CPE 323: MSP430 Resets, Interrupts

Aleksandar Milenkovic

Electrical and Computer Engineering The University of Alabama in Huntsville

milenka@ece.uah.edu

http://www.ece.uah.edu/~milenka

#### **Outline**

- Resets
- **Special Purpose Registers**
- Software Initialization
- Interrupts
- MSP430 Interrupts
- **Operating Modes**
- An Example



#### MSP430 Resets

- Reset: a sequence of operations that put device into a well-defined state
  - From which the user's program may start
- Performed when

Special Purpose Registers

Resets

- Power is first applied and
- Device detects serious fault in hardware or software from which the user's program cannot be expected to recover
- MSP430 supports two types of resets (HW and SW controlled)
  - Power-on Reset (POR)
  - Power-up Clear (PUC)




#### **MSP430** Resets

- Power-on Reset (POR)
  - Powering up the device
  - A low signal on the RST/NMI pin when configured in the reset mode

SW Initialization

An SVS low condition when PORON=1

- Power-up Clear (PUC)
  - A POR signal
  - Watchdog timer expiration when in watchdog mode only
  - Watchdog timer security key violation
  - A Flash memory security key violation





Resets

#### **Power-on Reset**


- 1. Device is powered-up
  - POR us raised if the supply voltage drops to so low a value that the device may not work correctly (Include brownout detector)
- 2. A low external signal on the #RST/NMI pin
  - If the pin is configured for the reset function rather than the nonmaskable interrupt
- 3. Supply voltage supervisor (SVS) is low
  - Circuitry that monitors power supply. It sets the SVSFG flag if the voltage falls below the programmed level and can optionally reset the device



Resets

#### **Brownout Reset**

**Supply Voltage Supervisor** (SVS) circuits are used to monitor the supply voltage to embedded and other micro-controller systems for under voltage conditions. If an under voltage condition is detected then the supervisory circuit will reset the controller and keep it in that state as long as the under voltage condition persists. This type of reset is called brown out reset.





MSP430 Interrupts

Resets

### **Power-up Clear**

- Always follows the POR. Generated when software appears to be out of control in the following ways
- 1. Watchdog time overflows in watchdog mode
- 2. Write into the watchdog control register (WDTCTL) with incorrect password in the upper byte. Can be triggered even if the WDT is disabled or operates in the interval mode
  - Correct password is 0x5A available as symbol WDTPW
- 3. Write an incorrect password into the flash memory controller registers (FCTLn). FWKEY=0xA5
  - Protects the stored program from a runaway software
- 4. In newer devices, a PUC is triggered when we try to fetch an instruction from the range of addresses reserved for peripheral I/O or for unimplemented memory

Resets

- Initial conditions for all registers and peripherals after POR and PUC are specified in the family's user guides; some common effects
- #RST/NMI pin is configured for reset
- Most I/O pins are configured as digital inputs
- For registers see the manual. Notation is as follows:
  - rw-0: means that a bit can be read and written and is initialized to 0 after a PUC
  - rw-(0): means that a bit can be read and written and is initialized to 0
    after a POR and retains its value after a PUC
- Status register is cleared (R2=0): active mode
- WDT starts in watchdog mode
- PC is loaded with the reset vector which is @0x0FFFE




### **Special Purpose Registers**

- Interrupt Flag Registers: IFG1, IFG2
  - Track pending interrupt requests
- Interrupt Enable Registers: IE1, IE2
  - Enable selective masking of interrupts (enable/disable)
- Module Enable Registers: ME1, ME2




#### **Interrupt Flag Registers**




### **Interrupt Enable Registers**

IE1, IE2



### **Module Enable Registers**

Enable specific modules



### **Reset Related Flags**

- How to identify a source of the reset when debugging
- IFG Interrupt Flag Register (IFG1, IFG2)
  - WDTIFG: shows that the WDT timed out or its security key is violated
  - OFIFG: indicates an oscillator fault (causes a nonmaskable interrupt, not reset)
  - RSTIFG: indicates a reset caused by a signal on the #RST/NMI pin
  - PORIFG: is set on power-on reset
  - NMIIFG: flags a non-maskable interrupt caused by a signal on **#RST/NMI**
- These bits are not cleared by a PUC, so they can be tested to identify the source of the PUC



# **Software System Initialization**

- Initialize the SP, typically to the top of RAM
- Configure the watchdog to the requirements of the application
- Setup the clock (clocks)
- Configure all ports (unused pins should never be left as floating inputs)
- Configure peripheral modules to the requirements of the application (e.g. TimerA, ADC12, ...)
- Finally enable interrupts if needed
- Note: Additionally, the watchdog timer, oscillator fault, and flash memory flags can be evaluated to determine the source of the reset



MSP430 Interrupts

- Exceptions or interrupts (we use these as synonyms)
- Events caused by either hardware or software that require an urgent response
  - E.g., a packet of data has been received, a new sample from ADC is ready, etc.

SW Initialization

- Can be asynchronous to program execution
  - Can occur at any time during an instruction execution
  - Multiple interrupts can be raised concurrently



SW Initialization

MSP430 Interrupts

### **Exceptions: What do we do?**

- What do we do when an interrupt request is raised?
- Processor needs to respond, stops its current task
- Processor stores enough information to be able to resume the task later (PC and SR)
- Processor executes an Interrupt Service Routine (ISR) or Interrupt Handler



Special Purpose Registers



#### **Interrupt Service Routines**

- ISRs look like subroutines, but are written to handle a specific request
- Triggered by events in the CPU, peripherals, buses (hardware) or software (interrupt instruction)
- Unique characteristics
  - It can be invoked at hardware at UNPREDICTABLE times
  - ISR is carried out in such a way to allow the main code to resume without any error (like it has never occurred)
- No CALL instructions to invoke them
- No input parameters, no output parameters



#### **Exceptions Questions**

Why do we need them?

SW Initialization

- What are possible sources of interrupt requests (HW internal/external, SW)?
- What do we do in presence of multiple requests?
- How do we decide which request to accept (priorities, masking, selective masking)?
- Where do we find the starting address of an ISR => Interrupt Vector Table (IVT)?
- Where is IVT located?
- How do we initialize IVT?
- Answers define how we do EXCEPTION PROCESSING



### **Use of Exceptions**

- Crucial in embedded systems tasks are often triggered by external events
- Handle urgent tasks that need to be executed at higher priority than the main code
  - E.g., a received data packet should be read from a communication devices before it gets overwritten by another one
- Handle infrequent tasks
  - E.g., reading slow input devices (key pressed). An alternative is I/O polling – CPU waits for an event – would be extremely inefficient
- Wake the CPU from sleep
  - CPU is in a low-power mode to conserve energy
- Calls to an operating system (SW interrupt)



### **Tracking Interrupts**

- Interrupt flags are use to track pending interrupts
- Each interrupt has a flag
  - E.g., TAIFG Timer A Interrupt Flag

SW Initialization

- It is set when a the condition for interrupt occur
  - Can be read from SW at any time (polling)
- Cleared when an interrupt is accepted
  - by HW automatically in case of single-sourced interrupts
  - by SW in the ISR in case of multiple-sourced interrupts



### **Masking Interrupts**

MSP430 Interrupts

- Maskable can be disabled/enabled globally or selectively
- Nonmaskable can be disabled
- Handling selective masking
  - Each interrupt has a corresponding enable bit
    - E.g, Timer A has TAIE Timer A Interrupt Enable and TAIF – Timer A Interrupt Flag
  - Allows us to selectively enable/disable interrupts (can be set or cleared in software)
- GIE General Interrupt Enable in SR
  - When cleared all MASKABLE interrupt requests are ignored (not lost though); non-maskable are not affected (though they may have their own mask bits)


## **Interrupt Vector Table**

- Address of an ISR (vector) is stored in a table interrupt vector table
- Starts at defined address in memory
- Vector is determined based on the source of the interrupt
  - Single sourced interrupts:
     each vector is associated with a unique interrupt request and ISR
  - Multi-sourced interrupts: multiple interrupt requests may share a single ISR
- Priority: each vector has a distinct priority
  - Defines which ISR is selected to be processed first if more than one request exists



#### **MSP430 Interrupts**

- 3 types
  - System reset
  - (Non)-maskable NMI
  - Maskable
- Interrupt priorities are fixed and defined by the arrangement of modules (the nearer a module is to the CPU/NMIRS, the higher the priority)







- 1) Any currently executing instruction is completed.
- 2) The PC, which points to the next instruction, is pushed onto the stack.
- 3) The SR is pushed onto the stack.
- 4) The interrupt with the highest priority is selected if multiple interrupts occurred during the last instruction and are pending for service.
- 5) The interrupt request flag resets automatically on single-source flags. Multiple source flags remain set for servicing by software.
- 6) The SR is cleared with the exception of SCGO, which is left unchanged. This terminates any low-power mode. Because the GIE bit is cleared, further interrupts are disabled.
- 7) The content of the interrupt vector is loaded into the PC: the program continues with the interrupt service routine at that address.
- Takes 6 cc to execute

#### **Return from ISR**

- RETI Return from Interrupt Service Routine
  - 1) The SR with all previous settings pops from the stack. All previous settings of GIE, CPUOFF, etc. are now in effect, regardless of the settings used during the interrupt service routine.
  - 2) The PC pops from the stack and begins execution at the point where it was interrupted.
- Takes 5 cc to execute



#### **MSP430 Family IVT**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog, flash password	WDTIFG KEYV	Reset	0FFFEh	15, highest
NMI, oscillator fault, flash memory access violation	NMIIFG OFIFG ACCVIFG	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	14
Device-specific			0FFFAh	13
Device-specific			0FFF8h	12
Device-specific			0FFF6h	11
Watchdog timer	WDTIFG	maskable	0FFF4h	10
Device-specific			0FFF2h	9
Device-specific			0FFF0h	8
Device-specific			0FFEEh	7
Device-specific			0FFECh	6
Device-specific			0FFEAh	5
Device-specific			0FFE8h	4
Device-specific			0FFE6h	3
Device-specific			0FFE4h	2
Device-specific			0FFE2h	1
Device-specific			0FFE0h	0, lowest



### **Non-Maskable Interrupts**

- Sources
  - An edge on the RST/NMI pin when configured in NMI mode
  - An oscillator fault occurs
  - An access violation to the flash memory
- Are not masked by GIE (General Interrupt Enable), but are enabled by individual interrupt enable bits (NMIIE, OFIE, ACCVIE)

ALABAMA IN HUNTSVILLE

#### Non-maskable ISR (Vector 14)

- Note 3 sources
- Each handled separately, but share a single **ISR**
- Note that flags are cleared explicitly in SW (not cleared during exception processing)

Figure 2-6. NMI Interrupt Handler Start of NMI Interrupt Handler Reset by HW: OFIE, NMIIE, ACCVIE OFIFG=1 ACCVIFG= NMIIFG=1 yes yes yes Reset OFIFG Reset ACCVIFG Reset NMIIFG User's Software, User's Software, User's Software, Oscillator Fault Flash Access External NMI Handler Violation Handler Handler Optional Set NMIIE, OFIE, Example 1: ACCVIE Within One BIS #(NMIIE+OFIE+ACCVIE), &IE1 Instruction Example 2: BIS Mask, &IE1 ; Mask enables only RETI ; interrupt sources End of NMI Interrupt Handler

Resets > Special Purpose Registers >

SW Initialization

#### IVT for MSP430F552x

Table 6-1 Interrunt Sources Flags and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY	
System Reset Power up External reset Watchdog time-out, password violation Flash memory password violation	WDTIFG, KEYV (SYSRSTIV) <sup>(1)(2)</sup>	Reset	0FFFEh	63, highest	
<b>System NMI</b> PMM Vacant memory access JTAG mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) <sup>(1)</sup>	(Non)maskable	0FFFCh	62	
<b>User NMI</b> NMI Oscillator fault Flash memory access violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) <sup>(1)(2)</sup>	(Non)maskable	0FFFAh	61	
Comp_B	Comparator B interrupt flags (CBIV) <sup>(1)(3)</sup>	Maskable	0FFF8h	60	
TB0	TB0CCR0 CCIFG0(3)	Maskable	0FFF6h	59	
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) <sup>(1)(3)</sup>	Maskable	0FFF4h	58	
Watchdog Timer_A interval timer mode	WDTIFG	Maskable	0FFF2h	57	
USCI_A0 receive or transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1)(3)	Maskable	0FFF0h	56	
USCI_B0 receive or transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV)(1)(3)	Maskable	0FFEEh	55	
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV)(1)(3)(4)	Maskable	0FFECh	54	
TA0	TA0CCR0 CCIFG0(3)	Maskable	0FFEAh	53	
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) <sup>(1)(3)</sup>	Maskable	0FFE8h	52	
USB_UBM	USB interrupts (USBIV) <sup>(1)(3)</sup>	Maskable	0FFE6h	51	
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV)(1)(3)	Maskable	0FFE4h	50	
TA1	TA1CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFE2h	49	
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) <sup>(1)(3)</sup>	Maskable	0FFE0h	48	
I/O port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1)(3)</sup>		0FFDEh	47	
USCI_A1 receive or transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV)(1)(3)	Maskable	0FFDCh	46	
USCI_B1 receive or transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV)(1)(3)	Maskable	0FFDAh	45	
TA2	TA2CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFD8h	44	
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) <sup>(1)(3)</sup>	Maskable	0FFD6h	43	
I/O port P2	P2IFG.0 to P2IFG.7 (P2IV) <sup>(1)(3)</sup>	Maskable	0FFD4h	42	
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) <sup>(1)(3)</sup>	Maskable	0FFD2h	41	
			0FFD0h	40	
Reserved	Reserved <sup>(5)</sup>		:	:	
			0FF80h	0, lowest	

# **Interrupt Vector Table for 552x**

```
#ifdef ASM HEADER /* Begin #defines for assembler */
#define RTC VECTOR
                               ".int41"
                                                           /* 0xFFD2 RTC */
#else
#define RTC VECTOR
                              (41 * 1u)
                                                           /* 0xFFD2 RTC */
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define PORT2 VECTOR
                               ".int42"
                                                           /* 0xFFD4 Port 2 */
#else
#define PORT2 VECTOR
                                                           /* 0xFFD4 Port 2 */
                              (42 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define TIMER2 A1 VECTOR
                                                           /* 0xFFD6 Timer2 A5 CC1-4, TA */
                               ".int43"
#else
                                                           /* 0xFFD6 Timer2 A5 CC1-4, TA */
#define TIMER2 A1 VECTOR
                              (43 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define TIMER2 A0 VECTOR
                                                           /* 0xFFD8 Timer2 A5 CC0 */
                               ".int44"
#else
                                                           /* 0xFFD8 Timer2 A5 CC0 */
#define TIMER2 A0 VECTOR
                              (44 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define USCI B1 VECTOR
                                                           /* 0xFFDA USCI B1 Receive/Transmit */
                               ".int45"
#else
#define USCI B1 VECTOR
                                                           /* 0xFFDA USCI B1 Receive/Transmit */
                              (45 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
                                                           /* 0xFFF2 Watchdog Timer */
#define WDT VECTOR
                               ".int57"
#else
#define WDT VECTOR
                                                           /* 0xFFF2 Watchdog Timer */
                               (57 * 1u)
```

# **Interrupt Vector Table for 552x**

```
"Tidel ADM HEADER /" Degin "delines for assembler "/
                                                            /* 0xFFF4 Timer0 B7 CC1-6, TB */
#define TIMERO B1 VECTOR
                               ".int58"
#else
#define TIMERO B1 VECTOR
                                                            /* 0xFFF4 Timer0 B7 CC1-6, TB */
                               (58 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
                                                            /* 0xFFF6 Timer0 B7 CC0 */
#define TIMERO BO VECTOR
                               ".int59"
#else
#define TIMER0 B0 VECTOR
                                                            /* 0xFFF6 Timer0 B7 CC0 */
                               (59 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define COMP B VECTOR
                                                            /* 0xFFF8 Comparator B */
                               ".int60"
#else
#define COMP B VECTOR
                                                            /* 0xFFF8 Comparator B */
                                (60 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define UNMI VECTOR
                                                            /* 0xFFFA User Non-maskable */
                               ".int61"
#else
                                                            /* 0xFFFA User Non-maskable */
#define UNMI VECTOR
                               (61 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define SYSNMI VECTOR
                                                            /* 0xFFFC System Non-maskable */
                               ".int62"
#else
#define SYSNMI VECTOR
                                                            /* 0xFFFC System Non-maskable */
                              (62 * 1u)
#endif
#ifdef ASM HEADER /* Begin #defines for assembler */
#define RESET VECTOR
                                                            /* 0xFFFE Reset [Highest Priority] */
                               ".reset"
#else
#define RESET VECTOR
                                                            /* 0xFFFE Reset [Highest Priority] */
                                (63 * 1u)
#endif
```

## **Interrupt Vector Table for F4618**

```
/**********************
* Interrupt Vectors (offset from 0xFFC0)
#define DAC12 VECTOR
                           (14 * 2u) /* 0xFFDC DAC 12 */
                           (15 * 2u) /* 0xFFDE DMA */
#define DMA VECTOR
                           (16 * 2u) /* 0xFFE0 Basic Timer / RTC */
#define BASICTIMER VECTOR
#define PORT2 VECTOR
                           (17 * 2u) /* 0xFFE2 Port 2 */
                           (18 * 2u) /* 0xFFE4 USART 1 Transmit */
#define USART1TX VECTOR
                           (19 * 2u) /* 0xFFE6 USART 1 Receive */
#define USART1RX VECTOR
#define PORT1 VECTOR
                           (20 * 2u) /* 0xFFE8 Port 1 */
                           (21 * 2u) /* 0xFFEA Timer A CC1-2, TA */
#define TIMERA1 VECTOR
#define TIMERAO VECTOR
                           (22 * 2u) /* 0xFFEC Timer A CCO */
                           (23 * 2u) /* 0xFFEE ADC */
#define ADC12 VECTOR
                           (24 * 2u) /* 0xFFF0 USCI A0/B0 Transmit */
#define USCIABOTX VECTOR
                           (25 * 2u) /* 0xFFF2 USCI A0/B0 Receive */
#define USCIABORX VECTOR
                           (26 * 2u) /* 0xFFF4 Watchdog Timer */
#define WDT VECTOR
#define COMPARATORA VECTOR
                           (27 * 2u) /* 0xFFF6 Comparator A */
#define TIMERB1 VECTOR
                           (28 * 2u) /* 0xFFF8 Timer B CC1-2, TB */
#define TIMERB0 VECTOR
                           (29 * 2u) /* 0xFFFA Timer B CCO */
                           (30 * 2u) /* 0xFFFC Non-maskable */
#define NMI VECTOR
#define RESET VECTOR
                           (31 * 2u) /* 0xFFFE Reset [Highest Priority] */
```



```
ASM EXAMPLE
                                          ; Assemble into program memory.
            .text
                   #__STACK_END, SP
RESET:
P1_ISR:
                       ; ISR
            reti ; return from interrupt
 Interrupt Vectors
                               ; MSP430 RESET Vector
                  ".reset"
           .sect
           .short RESET
                  ".int47"
                                ; PORT1 VECTOR,
           .sect
                               ; please check the MSP430F5529.h header file
           .short S2_ISR
           .end
```

Resets

## Interrupt Service Routines: C Example

```
Lab6 D4.c
     File:
     Description: The program detects when S2 is pressed and turns on LED1.
                  LED1 is kept on as long as S2 is pressed.
                  P1 ISR is used to detect when S2 is pressed.
                  Main program polls S2 and turns off when a release is detected.
                  MSP-EXP430F5529LP Launchpad
     Board:
                  ACLK = 32.768kHz, MCLK = SMCLK = default DCO
     Clocks:
                   MSP430F5529
                            P1.0 --> LED1
                            P1.1 <-- S2
     Author:
                Aleksandar Milenkovic, milenkovic@computer.org
                September 2010
     Date:
     Modified: Prawar Poudel, August 08, 2019
#include <msp430.h>
#define
          S2 BIT1&P1IN
                                    // S2 is P1IN&BIT1
void main(void) {
    WDTCTL = WDTPW+WDTHOLD;
                                    // Stop WDT
    P1DIR |= BIT0;
                                    // Set LED1 as output
    P10UT = 0 \times 00;
                                    // Clear LED1
    P1DIR &= ~BIT1;
                                    // Set the direction at S2 as input
    P1REN |= BIT1;
                                    // Enable Pull-up resistor
                                    // Required for proper IO
    P10UT |= BIT1;
    _EINT();
                                    // Enable interrupts
```




Resets

#### Interrupt Service Routines: C Example (cont d)

### **Operating Modes**


- MSP430 supports several operating modes
  - Active all clocks are up and running
  - LPM0-LPM4 low power modes (some clocks are turned-off)
- Save energy device is typically in a LPM and only ISRs





ALABAMA IN HUNTSVILLE

#### **Operating Mode States**



SW Initialization

### **Operating Mode Bits in SR**

SCG1	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status
0	0	0	0	Active	CPU is active, all enabled clocks are active
0	0	0	1	LPM0	CPU, MCLK are disabled (41x/42x peripheral MCLK remains on) SMCLK, ACLK are active
0	1	0	1	LPM1	CPU, MCLK, DCO oscillator are disabled (41x/42x peripheral MCLK remains on) DC generator is disabled if the DCO is not used for MCLK or SMCLK in active mode SMCLK, ACLK are active
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO oscillator are disabled DC generator remains enabled ACLK is active
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO oscillator are disabled DC generator disabled ACLK is active
1	1	1	1	LPM4	CPU and all clocks disabled



# Blink a LED Using WDT ISR (Interval Mode)

```
MSP430FG461x/F20xx Experimenter Board
   Description: Toggles LED1 and LED2 (green + yellow) using WDT ISR (interval mode).
              LED1 (P2.2) should be ON for 6 seconds and off for 2 seconds;
              LED2 (P2.1) should be ON for 5 seconds and off for 3 seconds;
              The toggle period is 8 seconds.
   ACLK = 32.768kHz, MCLK = SMCLK = default DCO
               MSP430FG461x
        71\1
         -- | RST
                      P2.1|--> LED2 (1 - on, 0 - off)
                      P2.2|--> LED1 (1 - on, 0 - off)
   Alex Milenkovich, milenkovic@computer.org
```

# Blink a LED Using WDT ISR (Interval Mode)

```
#include <msp430xG46x.h>
void main(void)
 P2DIR |= BIT2 + BIT1; // LED 1, LED2 are outputs
 /* configure WDT in interval mode, src clock of ACLK, 2^15 clock ticks */
 WDTCTL=WDT ADLY 1000; // WDT, ACLK, ~1000 ms ~ 1 s
 P2OUT += BIT2 + BIT1; // set output bits to 1
                        // Enable watchdog interrupt
 IE1 |= WDTIE;
  BIS SR(LPM0 bits+GIE);// Goto LPM0 and set GIE
#pragma vector=WDT VECTOR
 interrupt void watchdog timer(void) {
  static unsigned int cnt = 0; // Count the number of ISR visits
   cnt++;
  if (cnt%5 == 0) //
    P2OUT &= ~BIT1; // turn off LED2
  else if (cnt%6 == 0) //
    P2OUT &= ~BIT2; // turn off LED1
   else if (cnt%8 == 0) {
    P2OUT |= BIT1 + BIT2;
     cnt = 0;
```