The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Test 1 Solution Fall 2019

This test is closed book, closed notes. You may not use a calculator. You should have the 6 page ARM Instruction Reference. You must show your work to receive full credit.

- (2 points) The range of numbers that can be represented in n-bit signed 2's complement is
 _-2ⁿ-1 through _2ⁿ⁻¹ 1_.
- 2. (1 point) A <u>combinational</u> logic circuit is one whose outputs depend only on its current inputs.
- 3. (1 point) False (True or False) x OR x' = 0.
- 4. (1 point) DCW defines a constant that represents 2 bytes in memory.
- 5. (10 points) Convert decimal +243 and -205 to binary, using signed-2's complement representation and enough digits to accommodate the numbers.

```
/2
          0
                                /2
                                           0
/2
          1
               1
                                /2
                                                1
                                           1
/2
          3
                                /2
                                           3
                                                0
               1
          7
/2
                                /2
               1
                                           6
                                                0
/2
         15
               0
                                /2
                                          12
                                                1
/2
         30
               0
                                /2
                                          25
                                                1
/2
         60
                                /2
                                          51
                                                0
               1
/2
        121
                                /2
                                         102
/2
        243
                                /2
                                         205
243 = 0 1111 0011
205 = 0 \ 1100 \ 1101, \ -205 = 1 \ 0011 \ 0011
```

6. (3 points) What is the decimal equivalent of 11010₃ (assume positional notation and unsigned integer formats)?

```
1 \times 3^4 + 1 \times 3^3 + 0 \times 3^2 + 1 \times 3^1 + 0 \times 3^0 = 81 + 27 + 0 + 3 + 0 = 111
```

7. (12 points) If $r1 = 0 \times 000 F$ OFFF and r2 = 20, what is the value of r0 after each of the following instructions has been executed? Assume that each instruction uses the same data.

```
ADD r0, r1, r1, LSL #7
(a)
r1
                  0000 0000 0000 1111 0000 1111 1111 1111
                + 0000 0111 1000 0111 1111 1111 1000 0000
r1 LSL #7
r0
                  0000 \ 0111 \ 1001 \ 0111 \ 0000 \ 1111 \ 0111 \ 1111 = 0x0797 \ 0F7F
С
                0 0000 0000 0001 1111 1111 1111 1000 000
      ADD r0, r1, r1, ROR #8
(b)
                   0000 0000 0000 1111 0000 1111 1111 1111
                + 1111 1111 0000 0000 0000 1111 0000 1111
r1 ROR #8
                  1111 1111 0000 1111 0001 1111 0000 1110 = 0xFF0F 1F0E
r0
                0 0000 0000 0000 0000 0001 1111 1111 111
```

8. (10 points) For each of the following operations on 6 bit signed numbers, calculate the values of the C, Z, V, and N flags

```
(a) 111010 - 001001
                                               011011 + 001010
                                        (b)
-001001 = 110111
                                       011011
         + 111010
                                       001010
S
           110001
                                       100101
C
          111110
                                      011010
           = 1001
CZVN
                                       CZVN = 0011
```

9. (15 points) For each of the following cases, 1) Explain the effect of each of the following instructions using register transfer notation. 2) Give the value in r2 after each instruction executes. 3) Give the value of the effective address.

```
(a) LDR
            r1, [r2]
Register Transfer
                       r1 \leftarrow M[r2]
r2
                       0x0F00 ED10
Effective Address
                       0x0F00 ED10
(b) STR
            r1, [r2, #2 1101]
Register Transfer
                       r1 \leftarrow M[r2 + 13]
r2
                       0x0F00 ED10
Effective Address
                       0x0F00 ED1D
(c) LDR
            r1, [r2, #0xEE]!
Register Transfer
                       r2 \leftarrow r2 + 0xEE, r1 \leftarrow M[r2]
r2
                       0x0F00 EDFE
Effective Address
                       0x0F00 EDFE
 (d) STR r1, [r2], #4
Register Transfer
                       M[r2] \leftarrow r1, r2 \leftarrow r2 + 4
                       0x0F00 ED14
Effective Address
                       0x0F00 ED10
(e) LDR r1, [r2, r0, ASR #4]
Register Transfer
                       r1 \leftarrow M[r2 + r0 >> 4]
r2
                       0x0F00 ED10
Effective Address
                       0x0EFA E250
r2
                  0000 1111 0000 0000 1110 1101 0001 0000
r0 ASR #4
                  1111 1111 1111 1001 1111 0101 0100 0000
                  0000 1110 1111 1010 1110 0010 0101 0000
EΑ
С
               1 1111 1110 0000 0011 1111 1010 0000 000
```

10. (25 points) Consider the following ARM program. Trace the values of the registers shown as they change during program execution. Also, trace the writes to memory by any STR instructions. There may be unused columns or rows in the tables. If you need to add columns or rows, you may do so. DCD 1 reserves one word of storage and sets it equal to 1. SPACE 3 reserves 3 bytes of memory but does not give those bytes a value.

```
PROB 10, CODE, READONLY
      AREA
      ENTRY
            r10, x
                                     ; (0)
      ADR
            r9, #0
                                      (4)
      MOV
                                    ; (8)
      ADR
            r5, p
      LDR
            r0, i
                                    ; (12)
            r1, size
      LDR
                                   ; (16)
            r0, r1
loop
      CMP
                                    ; (20)
      BGE
            done
                                    ; (24)
      SUB
            r2, r1, r0
                                    ; (28)
      SUB
            r2, r2, #1
                                    ; (32)
            r3, [r10, r0, LSL #2] ; (36)
      LDR
      LDR
            r4, [r10, r2, LSL #2] ; (40)
            r3, r4
      CMP
                                     ; (44)
                                ; (48)
      STRNE r9, p
            r0, r0, #1
                                    ; (52)
      ADD
      В
            loop
                                    ; (56)
done
      В
            done
                                    ; (60)
size
     DCD
                                     ; (64)
            13000, 298, -4730, 698, 698; x has addresses (68-87)
Х
      DCD
      DCD
                                     ; (88)
р
            1
i
      DCD
            0
                                     ; (92)
      END
```

r0	0	1	2	3	4	5		
r1	5							
r2	5	4	3	2	1	0		
r3	13000	298	-4730	698	698			
r4	698	698	-4730	298	13000			
r5	88							
r9	0							
r10	68							

Results of any STR instructions.

Memory	Contents		
Address			
88	0		
88	0		
88	0		
88	0		

11. (20 points) Complete the ARM assembly language program below so that it implements the following C++ statements.

```
const int size = 10;
int x[size] = \{8, 2, 9, 6, 7, 0, 1, 3, 5, 4\};
int y[size] = \{399, -87, 12, 0, 42, -367, 57, 92, -1000, 25\};
for i = 0; i < 10; i++)
 z[i] = y[x[i]] + 20;
            PROB 11, CODE, READONLY
      ENTRY
      ADR
             r10, x
      LDR
             r0, i
      LDR
             r1, size
      ADR
             r11, y
             r12, z
r0, r1
      ADR
loop
      CMP
      BGE
             done
      LDR
             r2, [r10, r0, LSL #2]
             r2, [r11, r2, LSL #2]
      LDR
      ADD
             r2, r2, #20
      STR
             r2, [r12, r0, LSL #2]
      ADD
             r0, r0, #1
      В
             loop
done
      В
             done
            8, 2, 9, 6, 7, 0, 1, 3, 5, 4
Х
      DCD
            399, -87, 12, 0, 42, -367, 57, 92, -1000, 25
      DCD
      DCD
             10
size
      SPACE 40
Z
i
      DCD
      END
```