# **LAB 2 INSTRUCTIONS**

# **Updated for Spring 2021, using Quartus Prime Lite 17.1**

### First step: Create Project in Quartus

- open CPE324\_Lab2\_Assignment.pdf
  - o Read the intro, and stop after the pre-lab assignment when it comes to Part I
- open Quartus, and click on the New Project Wizard
  - I used c:\projects\cpe324\lab2 as my working directory, with lab2 as the name of my project and top-level, though these names are somewhat arbitrary
  - o Create and empty project, and when it comes to adding files, just hit "next"
  - For DE2-115 board users
    - Use the Device tab
    - select Cyclone IV E in the device family
    - find the following device

#### Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded mi
EP4CE115F23I7	1.2V	114480	281	281	3981312	532
EP4CE115F23I8L	1.0V	114480	281	281	3981312	532
EP4CE115F29C7	1.2V	114480	529	529	3981312	532

- For DE10-Lite board users
  - Use the Board tab
  - Find the following board

#### Available boards:

	Name	Version	Family	Device	Vendor	LE:
■	Arrow MAX 10 DECA	0.9	MAX 10	10M50DAF484C6GES	Arrow	49760
■	BeMicro MAX 10 FPGA Evaluation Kit	1.0	MAX 10	10M08DAF484C8GES	Arrow	8064
<b>=</b>	MAX 10 DE10 - Lite	1.0	MAX 10	10M50DAF484C6GES	Altera	49760

Click Finish

## Second step: Part I of the lab assignment

- WITHOUT FIRST IMPLEMENTING, READ the Background and Design Capture Assignment sections
- Perform the schematic entry, starting at Fig. 5 and working up to Fig. 2.

- After all the schematic files are created (eight\_bit\_sub\_add), go to PROCESSING, and start COMPILATION (check for errors)
- Open your toplevel Verilog file
  - For DE2-115 users, this will be called lab2.v and you can find it in your Project Navigator tab, whether in Hierarchy view or in Files view
    - Add the following text to create one instance of eight\_bit\_sub\_add

```
// simple I/O - only connecting SW and LEDG pins on DE2
module lab2 (
  input [17:0] SW,
  output [8:0] LEDG
);

// one instance,
eight_bit_sub_add lab2_uut (
  .A (SW[7:0]),
  .B (SW[15:8]),
  .B_CIN (SW[16]),
  .SUB_ADD (SW[17]),
  .D_S (LEDG[7:0]),
  .B_COUT (LEDG[8])
);
```

- For DE10-Lite users, this will be called DE10 LITE Golden Top based on the board files
  - Comment-out all but the following `define lines: ENABLE\_KEY, ENABLE\_LED, ENABLE\_SW, ENABLE\_GPIO:

```
//`define ENABLE ADC CLOCK
//`define ENABLE CLOCK1
//`define ENABLE CLOCK2
//`define ENABLE SDRAM
//`define ENABLE HEXO
//`define ENABLE HEX1
//`define ENABLE HEX2
//`define ENABLE HEX3
//`define ENABLE HEX4
//`define ENABLE HEX5
`define ENABLE KEY
`define ENABLE LED
`define ENABLE SW
//`define ENABLE VGA
//`define ENABLE ACCELEROMETER
//`define ENABLE ARDUINO
`define ENABLE GPIO
```

- Right before the endmodule line, add the following text to create one instance of eight bit sub add
- Note that the {4{SW[0]}} operation makes 4 copies of the SW[0] input
- Note that {SW[4:1],{4{SW[0]}}} line concatenates the 4 bits from [4:1] of the SW switch inputs bus to the replicated-4-times SW[0] input
- Note that we didn't have enough switches on the DE10-Lite to make A and B 16 unique inputs, along with B\_CIN and SUB\_ADD, so we've made their 4 LSbits either 4'b1111 or 4'b0000, depending on the SW[0] and SW[5] switches

```
eight_bit_sub_add lab2_uut (
    .A ({SW[4:1],{4{SW[0]}}}),
    .B ({SW[9:6],{4{SW[5]}}}),
    .B_CIN (KEY[0]),
    .SUB_ADD (KEY[1]),
    .D_S (LEDR[7:0]),
    .B_COUT (LEDR[8])
);
```

- For DE2-115 users, we need to create the pin location assignments (i.e. tell Quartus which pins are connected to the switches, and which ones are connected to the LEDS)
  - There are 2 alternatives for doing this. One uses the GUI called "Pin Planner" and the other allows you to copy and paste it into your project settings file. You only need to do one or the other:
    - Copy and paste option:
      - Go to File > Open, and change the file filter to All Files (\*.\*)
      - Select lab2.qsf (or whatever you chose to name the project)
      - Insert the following lines anywhere (somewhere after the set\_global\_assignment instructions is recommended)

```
set location assignment PIN AB26 -to SW[17]
set location assignment PIN AD26 -to SW[16]
set location assignment PIN AC26 -to SW[15]
set location assignment PIN AB27 -to SW[14]
set_location_assignment PIN AD27 -to SW[13]
set location assignment PIN AC27 -to SW[12]
set location assignment PIN AC28 -to SW[11]
set location assignment PIN AB28 -to SW[10]
set location assignment PIN AA22 -to SW[9]
set location assignment PIN AA23 -to SW[8]
set location assignment PIN AA24 -to SW[7]
set_location_assignment PIN AB23 -to SW[6]
set location assignment PIN AB24 -to SW[5]
set location assignment PIN AC24 -to SW[4]
set_location_assignment PIN AB25 -to SW[3]
set location assignment PIN AC25 -to SW[2]
set location assignment PIN Y24 -to SW[1]
set location assignment PIN_Y23 -to SW[0]
set location assignment PIN F17 -to LEDG[8]
set location assignment PIN G21 -to LEDG[7]
set location assignment PIN G22 -to LEDG[6]
set location assignment PIN G20 -to LEDG[5]
set location assignment PIN H21 -to LEDG[4]
set location assignment PIN E24 -to LEDG[3]
set location assignment PIN E25 -to LEDG[2]
set location assignment PIN E22 -to LEDG[1]
set location assignment PIN E21 -to LEDG[0]
```

- Pin Planner option:
  - Go to Assignments > Pin Planner, and select every location cell, filling in the above info (or the table on page 4 of the lab assignment pdf)
- COMPILE again.
- To download your file, go to TOOLS, PROGRAMMER.

- Select HARDWARE SETUP and choose the USB Blaster
  - o You'll need to have your driver up-to-date for this
- You should see your device, if not hit "Auto Detect"
- You should see the lab2.sof (or <project name>.sof) file
  - o If not, double click the file generated after selecting E115, go to OUTPUT files, select your top-level module.
- Click START
- After this step downloading is complete. Now check all the conditions mentioned in the lab manual
  - o For DE10-Lite users, keep in mind the following as you perform your demonstration
    - The KEYO and KEY1 pushbuttons are connected to B\_CIN and SUB\_ADD inputs.
       When you press KEYO down, B\_CIN is 0 but if you aren't pressing it the value is
       When you press KEY1 down, SUB\_ADD is 0 (ADD), but if you aren't pressing it the value is 1 (SUBTRACT).
    - Again, A[7:0] is connected to {SW[4],SW[3],SW[2],SW[1],SW[0], SW[0], SW[0]} ({a,b,c} is Verilog syntax for concatenation of a, b, and c from left to right). B is similarly connected, repeating SW[5] 4 times in the LSBits

### Third step: Part II of the lab assignment

- Repeat the project creation, except changing project name
- Go to File, New, and select Verilog HDL
- Copy/Paste the Verilog code from the Lab2 Assignment PDF into your top-level file (same top-level file as you added Verilog to in the prior lab)
- Repeat the steps you used for pin assignment and for editing the top-level file to create and connect one instance of eight\_bit\_add\_sub
- Repeat the steps you used for compilation and downloading