


## MSP430 Instruction Set

### Double Operand Instructions




**Figure 6-22. MSP430 Double-Operand Instruction Format**

**Table 6-4. MSP430 Double-Operand Instructions**

Mnemonic	S-Reg, D-Reg	Operation	Status Bits <sup>(1)</sup>			
			V	N	Z	C
MOV (.B)	src,dst	src → dst	—	—	—	—
ADD (.B)	src,dst	src + dst → dst	*	*	*	*
ADDC (.B)	src,dst	src + dst + C → dst	*	*	*	*
SUB (.B)	src,dst	dst + .not.src + 1 → dst	*	*	*	*
SUBC (.B)	src,dst	dst + .not.src + C → dst	*	*	*	*
CMP (.B)	src,dst	dst - src	*	*	*	*
DADD (.B)	src,dst	src + dst + C → dst (decimally)	*	*	*	*
BIT (.B)	src,dst	src .and. dst	0	*	*	Z
BIC (.B)	src,dst	.not.src .and. dst → dst	—	—	—	—
BIS (.B)	src,dst	src .or. dst → dst	—	—	—	—
XOR (.B)	src,dst	src .xor. dst → dst	*	*	*	Z
AND (.B)	src,dst	src .and. dst → dst	0	*	*	Z


(1) \* = Status bit is affected.  
 — = Status bit is not affected.  
 0 = Status bit is cleared.  
 1 = Status bit is set.

MSP430: 16, 16-bit registers  
 R0 - Program counter  
 R1 - Stack pointer (SP) *last full location on TOS*  
 R2 - Status register (SR)  
 R3 - Constant generator



As	Ad	Addressing Mode	Syntax	Description
00	0	Register Mode $\rightarrow$	Rn	Register contents are operand
01	1	Indexed Mode $\uparrow$	X(Rn)	(Rn + X) points to the operand. X is stored in the next word
01	1	Symbolic Mode $\downarrow$	ADDR	(PC + X) points to the operand. X is stored in the next word. Indexed Mode X(PC) is used
01	1	Absolute Mode $\uparrow$ /	&ADDR	The word following the instruction contains the absolute address.
10	-	Indirect Register Mode $\rightarrow$	@Rn	Rn is used as a pointer to the operand
11	-	Indirect Autoincrement $\rightarrow$	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards
11	-	Immediate Mode $\#$	#N	The word following the instruction contains the immediate constant N. Indirect Autoincrement Mode @PC+ is used

## Single Operand Instructions




**Figure 6-23. MSP430 Single-Operand Instructions**

**Table 6-5. MSP430 Single-Operand Instructions**

Mnemonic	S-Reg, D-Reg	Operation	Status Bits <sup>(1)</sup>			
			V	N	Z	C
RRC ( . B)	dst	C → MSB → .....LSB → C	0	*	*	*
RRA ( . B)	dst	MSB → MSB → ....LSB → C	0	*	*	*
PUSH ( . B)	src	SP - 2 → SP, src → SP	—	—	—	—
SWPB	dst	bit 15...bit 8 ↔ bit 7...bit 0	—	—	—	—
CALL	dst	Call subroutine in lower 64KB	—	—	—	—
RETI		TOS → SR, SP + 2 → SP	*	*	*	*
		TOS → PC, SP + 2 → SP				
SXT	dst	Register mode: bit 7 → bit 8...bit 19 Other modes: bit 7 → bit 8...bit 15	0	*	*	Z

(1) \* = Status bit is affected.  
 — = Status bit is not affected.  
 0 = Status bit is cleared.  
 1 = Status bit is set.

## Jump Instructions



**Figure 6-24. Format of Conditional Jump Instructions**

**Table 6-6. Conditional Jump Instructions**

Mnemonic	S-Reg, D-Reg	Operation	decimal	hexadecimal	binary
JEQ, JZ	Label	Jump to label if zero bit is set	0	0	0000
JNE, JNZ	Label	Jump to label if zero bit is reset	1	1	0001
			2	2	0010
			3	3	0011
JC	Label	Jump to label if carry bit is set	4	4	0100
JNC	Label	Jump to label if carry bit is reset	5	5	0101
			6	6	0110
			7	7	0111
JN	Label	Jump to label if negative bit is set	8	8	1000
JN	Label	Jump to label if negative bit is set	9	9	1001
JGE	Label	Jump to label if (N .XOR. V) = 0	10	A	1010
JL	Label	Jump to label if (N .XOR. V) = 1	11	B	1011
JMP	Label	Jump to label unconditionally	12	C	1100
			13	D	1101
			14	E	1110
			15	F	1111

.bss uninitialized  
.data initialized  
.text executable  
.long 32 bit  
.word 16 bit  
.string 16 bit  
.int 16 bit  
words: .word 2, -1, 3, 4 (4 16 bit words)  
Instruction length in words is +1 for all that are not indirect or autoincrement

Emulated Instructions

Table 6-7. Emulated Instructions

Instruction	Explanation	Emulation	Status Bits <sup>(1)</sup>			
			V	N	Z	C
ADC (.B) dst	Add Carry to dst	ADDC (.B) #0, dst	*	*	*	*
BR dst	Branch indirectly dst	MOV dst, PC	—	—	—	—
CLR (.B) dst	Clear dst	MOV (.B) #0, dst	—	—	—	—
CLRC	Clear Carry bit	BIC #1, SR	—	—	—	0
CLRN	Clear Negative bit	BIC #4, SR	—	0	—	—
CLRZ	Clear Zero bit	BIC #2, SR	—	—	0	—
DADC (.B) dst	Add Carry to dst decimally	DADD (.B) #0, dst	*	*	*	*
DEC (.B) dst	Decrement dst by 1	SUB (.B) #1, dst	*	*	*	*
DECD (.B) dst	Decrement dst by 2	SUB (.B) #2, dst	*	*	*	*
DINT	Disable interrupt	BIC #8, SR	—	—	—	—
EINT	Enable interrupt	BIS #8, SR	—	—	—	—
INC (.B) dst	Increment dst by 1	ADD (.B) #1, dst	*	*	*	*
INCD (.B) dst	Increment dst by 2	ADD (.B) #2, dst	*	*	*	*

	Mnemonic and Syntax	Description	See
(1) * = Status bit is affected. — = Status bit is not affected. 0 = Status bit is cleared. 1 = Status bit is set.	<b>.bss</b> <i>symbol, size in bytes[, alignment]</i> <b>.data</b> <b>.intvec</b>  <b>.sect "section name"</b> <b>.text</b> <i>symbol .usect "section name", size in bytes [, alignment]</i>	Reserves size bytes in the .bss (uninitialized data) section Assembles into the .data (initialized data) section Creates an interrupt vector entry in a named section that points to an interrupt routine name. Assembles into a named (initialized) section Assembles into the .text (executable code) section Reserves size bytes in a named (uninitialized) section	<a href="#">.bss topic</a> <a href="#">.data topic</a> <a href="#">.intvec topic</a>  <a href="#">.sect topic</a> <a href="#">.text topic</a> <a href="#">.usect topic</a>

Table 6-7. Emulated Instructions (continued)

Instruction	Explanation	Emulation	Status Bits <sup>(1)</sup>			
			V	N	Z	C
INV (.B) dst	Invert dst	XOR (.B) #-1, dst	*	*	*	*
NOP	No operation	MOV R3, R3	—	—	—	—
POP dst	Pop operand from stack	MOV @SP+, dst	—	—	—	—
RET	Return from subroutine	MOV @SP+, PC	—	—	—	—
RLA (.B) dst	Shift left dst arithmetically	ADD (.B) dst, dst	*	*	*	*
RLC (.B) dst	Shift left dst logically through Carry	ADDC (.B) dst, dst	*	*	*	*
SBC (.B) dst	Subtract Carry from dst	SUBC (.B) #0, dst	*	*	*	*
SETC	Set Carry bit	BIS #1, SR	—	—	—	1
SETN	Set Negative bit	BIS #4, SR	—	1	—	—
SETZ	Set Zero bit	BIS #2, SR	—	—	1	—
TST (.B) dst	Test dst (compare with 0)	CMP (.B) #0, dst	0	*	*	1

Dec	Hx	Oct	Char	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr
0	0	000	<b>NUL</b> (null)	32	20	040	<b>Space</b>		64	40	100	<b>#64;</b>	<b>8</b>	96	60	140	<b>#96;</b>	<b>0</b>
1	1	001	<b>SOH</b> (start of heading)	33	21	041	<b>#32;</b>	<b>!</b>	65	41	101	<b>#65;</b>	<b>A</b>	97	61	141	<b>#97;</b>	<b>a</b>
2	2	002	<b>STX</b> (start of text)	34	22	042	<b>#34;</b>	<b>"</b>	66	42	102	<b>#66;</b>	<b>B</b>	98	62	142	<b>#98;</b>	<b>b</b>
3	3	003	<b>ETX</b> (end of text)	35	23	043	<b>#35;</b>	<b>#</b>	67	43	103	<b>#67;</b>	<b>C</b>	99	63	143	<b>#99;</b>	<b>c</b>
4	4	004	<b>END</b> (end of transmission)	36	24	044	<b>#36;</b>	<b>\$</b>	68	44	104	<b>#68;</b>	<b>D</b>	100	64	144	<b>#100;</b>	<b>d</b>
5	5	005	<b>ENQ</b> (enquiry)	37	25	045	<b>#37;</b>	<b>%</b>	69	45	105	<b>#69;</b>	<b>E</b>	101	65	145	<b>#101;</b>	<b>e</b>
6	6	006	<b>ACK</b> (acknowledge)	38	26	046	<b>#38;</b>	<b>&amp;</b>	70	46	106	<b>#70;</b>	<b>F</b>	102	66	146	<b>#102;</b>	<b>f</b>
7	7	007	<b>BEL</b> (bell)	39	27	047	<b>#39;</b>	<b>'</b>	71	47	107	<b>#71;</b>	<b>G</b>	103	67	147	<b>#103;</b>	<b>g</b>
8	8	010	<b>BS</b> (backspace)	40	28	050	<b>#40;</b>	<b>(</b>	72	48	110	<b>#72;</b>	<b>H</b>	104	68	150	<b>#104;</b>	<b>h</b>
9	9	011	<b>TAB</b> (horizontal tab)	41	29	051	<b>#41;</b>	<b>)</b>	73	49	111	<b>#73;</b>	<b>I</b>	105	69	151	<b>#105;</b>	<b>i</b>
10	A	012	<b>LF</b> (NL line feed, new line)	42	2A	052	<b>#42;</b>	<b>*</b>	74	4A	112	<b>#74;</b>	<b>J</b>	106	6A	152	<b>#106;</b>	<b>j</b>
11	B	013	<b>VT</b> (vertical tab)	43	2B	053	<b>#43;</b>	<b>+</b>	75	4B	113	<b>#75;</b>	<b>K</b>	107	6B	153	<b>#107;</b>	<b>k</b>
12	C	014	<b>FF</b> (NP form feed, new page)	44	2C	054	<b>#44;</b>	<b>,</b>	76	4C	114	<b>#76;</b>	<b>L</b>	108	6C	154	<b>#108;</b>	<b>l</b>
13	D	015	<b>CR</b> (carriage return)	45	2D	055	<b>#45;</b>	<b>-</b>	77	4D	115	<b>#77;</b>	<b>M</b>	109	6D	155	<b>#109;</b>	<b>m</b>
14	E	016	<b>SO</b> (shift out)	46	2E	056	<b>#46;</b>	<b>.</b>	78	4E	116	<b>#78;</b>	<b>N</b>	110	6E	156	<b>#110;</b>	<b>n</b>
15	F	017	<b>SI</b> (shift in)	47	2F	057	<b>#47;</b>	<b>/</b>	79	4F	117	<b>#79;</b>	<b>O</b>	111	6F	157	<b>#111;</b>	<b>o</b>
16	10	020	<b>DLE</b> (data link escape)	48	30	060	<b>#48;</b>	<b>0</b>	80	50	120	<b>#80;</b>	<b>P</b>	112	70	160	<b>#112;</b>	<b>p</b>
17	11	021	<b>DC1</b> (device control 1)	49	31	061	<b>#49;</b>	<b>1</b>	81	51	121	<b>#81;</b>	<b>Q</b>	113	71	161	<b>#113;</b>	<b>q</b>
18	12	022	<b>DC2</b> (device control 2)	50	32	062	<b>#50;</b>	<b>2</b>	82	52	122	<b>#82;</b>	<b>R</b>	114	72	162	<b>#114;</b>	<b>r</b>
19	13	023	<b>DC3</b> (device control 3)	51	33	063	<b>#51;</b>	<b>3</b>	83	53	123	<b>#83;</b>	<b>S</b>	115	73	163	<b>#115;</b>	<b>s</b>
20	14	024	<b>DC4</b> (device control 4)	52	34	064	<b>#52;</b>	<b>4</b>	84	54	124	<b>#84;</b>	<b>T</b>	116	74	164	<b>#116;</b>	<b>t</b>
21	15	025	<b>NAK</b> (negative acknowledge)	53	35	065	<b>#53;</b>	<b>5</b>	85	55	125	<b>#85;</b>	<b>U</b>	117	75	165	<b>#117;</b>	<b>u</b>
22	16	026	<b>STB</b> (synchronous idle)	54	36	066	<b>#54;</b>	<b>6</b>	86	56	126	<b>#86;</b>	<b>V</b>	118	76	166	<b>#118;</b>	<b>v</b>
23	17	027	<b>ETB</b> (end of trans. block)	55	37	067	<b>#55;</b>	<b>7</b>	87	57	127	<b>#87;</b>	<b>W</b>	119	77	167	<b>#119;</b>	<b>w</b>
24	18	030	<b>CAN</b> (cancel)	56	38	070	<b>#56;</b>	<b>8</b>	88	58	130	<b>#88;</b>	<b>X</b>	120	78	170	<b>#120;</b>	<b>x</b>
25	19	031	<b>EM</b> (end of medium)	57	39	071	<b>#57;</b>	<b>9</b>	89	59	131	<b>#89;</b>	<b>Y</b>	121	79	171	<b>#121;</b>	<b>y</b>
26	1A	032	<b>SUB</b> (substitute)	58	3A	072	<b>#58;</b>	<b>:</b>	90	5A	132	<b>#90;</b>	<b>Z</b>	122	7A	172	<b>#122;</b>	<b>z</b>
27	1B	033	<b>ESC</b> (escape)	59	3B	073	<b>#59;</b>	<b>;</b>	91	5B	133	<b>#91;</b>	<b>[</b>	123	7B	173	<b>#123;</b>	<b>{</b>
28	1C	034	<b>FS</b> (file separator)	60	3C	074	<b>#60;</b>	<b>&lt;</b>	92	5C	134	<b>#92;</b>	<b>\</b>	124	7C	174	<b>#124;</b>	<b> </b>
29	1D	035	<b>GS</b> (group separator)	61	3D	075	<b>#61;</b>	<b>=</b>	93	5D	135	<b>#93;</b>	<b>]</b>	125	7D	175	<b>#125;</b>	<b>}</b>
30	1E	036	<b>RS</b> (record separator)	62	3E	076	<b>#62;</b>	<b>&gt;</b>	94	5E	136	<b>#94;</b>	<b>^</b>	126	7E	176	<b>#126;</b>	<b>~</b>
31	1F	037	<b>US</b> (unit separator)	63	3F	077	<b>#63;</b>	<b>?</b>	95	5F	137	<b>#95;</b>	<b>_</b>	127	7F	177	<b>#127;</b>	<b>DEL</b>