

CPE 323 Intro to Embedded Computer Systems MSP430 Instruction Set Architecture

Aleksandar Milenkovic milenka@uah.edu





Admin


- -> Quiz 16
- $\rightarrow Hw.1$
- -> Q412 2





MSP430 Instruction Set Architecture

- 1. Types of ISA (16, 16-bit GPRs, R0=PC, R1=SP, R2=SR, R3=CG)
- 2. Memory View (byte addressable, 16-bit word aligned, little-endian)
- 3. Data Types (8-bit, 16-bit numbers)
- 4. Instruction Set
- 5. Addressing Modes
- 6. Instruction Encoding
- 7. Exceptions



• Stack
$$Z = X + Y$$

Accumulator

Register/memory

LOXD4 A DD STORE Z LOXP X; ACC MIXJ ADD Y; ACC E ACC+MIYJ LOKP X


STORE 2 ! MIZJ = Acc

, RGC 26+RT





MDB - Memory Data Bus Memory Address Bus - MAB



MSP430 Registers


- Program Counter (20, R) RD- RIC
- · R1 Stack touter (PISP)
- R2 Status Register (R2, SR) R3 Constant Generton



Memory

- A : 0x 45


- Address space 2^16 bytes
- Byte addressable, can read 16-bit words from memory
- Words are aligned in memory: start at even addresses
- Little-endian placement policy
- Flash (ROM): Contains code and constants (read-only)
- RAM: Random Access Memory (stack, heap)
- I/O address space








Memory









MSP430 Stack

- · LIFO Last In Fird Out
- SP points to last full location
- Grows toward lower addresses







0600



SPESP+2






Data Types

• Instructions operating on bytes: suffix .b

Instructions operating on words: suffix .w






Instruction Formats


c LaCASA

Double-operand

Single-operand

Jumps









Addressing Modes

Name	Source Operand	Destination Operand
Register MoV.B 124, RG	V	V
Indexed MOV. 13 40(R4), PG	//	√
Symbolic ON B MYS, RG	V	✓
Absolute MOV. B RM45, KG	V	V
Register Indirect MN.B ORS, RG	V	×
Autoincrement MOV.B CLT, RG (Register indirect with autoincrement)	/	χ
Immediate MOV.B #45, RG	V	X

EAS=400+R4





Address Specifiers (As, Ad)



γ γ		•		,
MOV. B RY, RC	As/Ad	Addressing Mode	Syntax	Description
) Ad	00/0	Register mode	Rn	Register contents are operand
	01/1	Indexed mode	X(Rn)	(Rn + X) points to the operand. X is stored in the next word.
0100 0100 0100 0100 G	9/00/11	Symbolic mode	ADDR	(PC + X) points to the operand. X is stored in the next word. Indexed mode X(PC) is used.
0x4445 670	01/1	Absolute mode	&ADDR	The word following the instruction contains the absolute address. X is stored in the next word. Indexed mode X(SR) is used.
J is K	10/-	Indirect register mode	@Rn	Rn is used as a pointer to the operand.
MON	11/-	Indirect autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions.
	11/-	Immediate mode	#N	The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used.





mov.b r5, r7

Register

0000

mov.w r5, r7 Instruction (in memory)



Indexed Indexed

mov. (0x10)(r4), 0x200(r5); $M[0x200+r5] \leftarrow M[0x400+r4]$ Memory

Instruction (in memory)

EAS= 0x100+ r4

184 word: |0100 |0100 | 1001 0/01

A23F

EAS

A 23 F.



synthic sylablic

Symbolic

LaCASA

Memory

mov.w A, B

MIBJ < M[K]

184 word:

$$EA_S = 0 \times 1000 = 0 \times 8002 + 4884 S$$

MOV.W OXF000,0x0200



AGOWEN SUR

Absolute






ZABC 7

Memory


Instruction (in memory)

F000 6200














Autoincrement

Instruction



OZBF








Immediate

I mudiate

(s-res=0000) mov.w #45, r7

Instruction (in memory)

0020





ADD. W
$$0x0045(R7)$$
, $0(R8)$; M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAS] \leftarrow M[EAJ] \leftarrow M[EAS] \leftarrow M[EAS] \leftarrow M[EAJ] \leftarrow M[EAJ] \leftarrow M[EAS] \leftarrow M[EAJ] \leftarrow M[

8/31/2020





Double Operand Instruction

: det esre [does not affect Hugs] MOUB) src, det ; dotce crc+dot [6, mary) src, dA ADD(·B) Ost e src+dit+C src,dA AppC(B) 14 = 14 + src +1 SUB (-B) STC, MA : dot = dot + src + C SUBC(.B) SIC, MA , dA-src = dA+src+7 CMP (.B) src, do det e df +src+C (decimal) DKDD (B) ST, JA (src . and dot BIT (B) STC, ART