

CPE 323

Intro to Embedded Computer Systems

MSP430 Instruction Set Architecture

Aleksandar Milenkovic

milenka@uah.edu

Admin


→ Quiz 1b

→ HW. 1

→ Quiz 2

MSP430 Instruction Set Architecture


- 1. Types of ISA (16, 16-bit GPRs, R0=PC, R1=SP, R2=SR, R3=CG)
- 2. Memory View (byte addressable, 16-bit word aligned, little-endian)
- 3. Data Types (8-bit, 16-bit numbers)
- 4. Instruction Set
- 5. Addressing Modes
- 6. Instruction Encoding
- 7. Exceptions



Types of ISA

- Stack $Z = X + Y$

- Accumulator




- Register/memory

LOAD X

LOAD Y

ADD


STORE Z



Z

X

Y




LOAD X ; $Acc \leftarrow M[X]$
 ADD Y ; $Acc \leftarrow Acc + M[Y]$
 STORE Z ; $M[Z] \leftarrow Acc$

MOV X, R5

MOV Y, R6

ADD R5, R6 ; $R6 \leftarrow R6 + R5$

STORE R6, Z




MSP430 Registers



- 16, 16-bit registers
- R0 — Program Counter (PC) R0- R15
 - R1 — Stack Pointer (SP)
 - R2 — Status Register (SR)
 - R3 — Constant Generator

Memory

- Address space 2^{16} bytes
- Byte addressable, can read 16-bit words from memory
- Words are aligned in memory: start at even addresses
- Little-endian placement policy
- Flash (ROM): Contains code and constants (read-only)
- RAM: Random Access Memory (stack, heap)
- I/O address space





Memory






MSP430 Stack

- LIFO — Last In First Out
- SP points to last full location
- Grows toward lower addresses




Data Types

- Instructions operating on bytes: suffix .b
- Instructions operating on words: suffix .w
- Examples




Instruction Formats


- Double-operand



- Single-operand



- Jumps




Addressing Modes

Name	Source Operand	Destination Operand
Register <i>MOV.B R4, R6</i>	✓	✓
Indexed <i>MOV.B 400(R4), R6</i>	✓	✓
Symbolic <i>MOV.B MYS, R6</i>	✓	✓
Absolute <i>MOV.B &MYS, R6</i>	✓	✓
Register Indirect <i>MOV.B @R5, R6</i>	✓	X
Autoincrement (Register indirect with autoincrement) <i>MOV.B @R5+, R6</i>	✓	X
Immediate <i>MOV.B #45, R6</i>	✓	X

EAS = 400 + R4

Address Specifiers (As, Ad)

MOV.B R4, R5




As/Ad	Addressing Mode	Syntax	Description
00/0	Register mode	<u>Rn</u>	Register contents are operand
01/1	Indexed mode	<u>X(Rn)</u>	(Rn + X) points to the operand. X is stored in the next word.
01/1	Symbolic mode	<u>ADDR</u>	(PC + X) points to the operand. X is stored in the next word. Indexed mode X(PC) is used.
01/1	Absolute mode	<u>&ADDR</u>	The word following the instruction contains the absolute address. X is stored in the next word. Indexed mode X(SR) is used.
10/-	Indirect register mode	<u>@Rn</u>	Rn is used as a pointer to the operand.
11/-	Indirect autoincrement	<u>@Rn+</u>	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions.
11/-	Immediate mode	<u>#N</u>	The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used.

Register

- mov.b r5, r7
- mov.w r5, r7

Instruction
(in memory)

4547
4507



Indexed

- $\text{mov.w } \textcircled{0x100}(\textcircled{r4}), \textcircled{0x200}(\textcircled{r5}) ; M[0x200+r5] \leftarrow M[0x100+r4]$ Memory

Instruction
(in memory)

4 4 9 5
0 1 0 0
0 2 0 0

$$EAs = 0x100 + r4$$

$$EAd = 0x200 + r5$$

16 word:

0100	0100	1001	0101
------	------	------	------

4 4 9 5 EAd

EAs

A 2 3 F
A 2 3 F


Symbolic

symbolic
↓
symbolic
↓
symbolic

- `mov.w A, B` ; $M[B] \leftarrow M[A]$

1st word:

Ad
↓



$0x 0200 \equiv B$

$$EA_s = 0x F000 = 0x 8002 + offset_s$$

$$EA_d = 0x 0200 = 0x 8004 + offset_d$$

`mov.w 0xF000, 0x0200`

Memory

Instruction (in memory)	
0x8000	4090
0x8002	offset-s
0x8004	offset-d

45AC
45AC ←

Absolute

- `mov.w &A, &B; M[B] ← M[A]`

Instruction
(in memory)

4292
F000
6200

1st word

0100	0010	1001	0010
------	------	------	------

A 1F000

B 10200

Memory

ZABC
ZABC

Register Indirect

- `mov.w @r5, r7` $r7 \leftarrow M[r5]$

*AS=10
reg. indirect-
reg. indirect
Ad=0*

Instruction
(in memory)

4527

FOOO

r7
2ABC

0100 0101 0010 0111

Memory

2ABC

Autoincrement


- `mov.w @r5+, r7`; $r7 \leftarrow M[r5]$
 $r5 \leftarrow r5 + 2$

Instruction
(in memory)

4537

$E_{r5} = r5$
 $r5 \leftarrow r5 + 2$

0100 | 0101 | 0011 | 0111




- `mov.w #45, r7`

Immediate
 $r7 = 11$
 $(r7-reg = 0010)$
 $As = 11$

Instruction
(in memory)

4257
002D

Immediate



\downarrow word $B/\bar{W} = 0$
 \downarrow Indexed $As = 0^1$
 \downarrow Indexed $Ad = 1$
ADD.W
 $0x0045(R7), 0(R8); M[EA_d] \leftarrow M[EA_d] + M[EA_s]$
 Addition
 src
 src/dst

14 word:

x x x x	0111	1001	1000
---------	------	------	------

$$EA_s = R7 + 0x45$$

$$EA_d = R8 + 0$$

?798
0045
0000

Double Operand Instruction

$\text{MOV}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{src} \quad [\text{does not affect flags}]$
 $\text{ADD}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{src} + \text{dst} \quad [\text{binary}]$
 $\text{ADDC}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{src} + \text{dst} + C$
 $\text{SUB}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{dst} + \overline{\text{src}} + 1$
 $\text{SUBC}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{dst} + \overline{\text{src}} + C$
 $\text{CMP}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} - \text{src} \equiv \text{dst} + \overline{\text{src}} + 1$
 $\text{DADD}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{dst} \leftarrow \text{dst} + \text{src} + C \quad (\text{decimal})$
 $\text{BIT}(.B) \quad \text{src}, \text{dst} \quad ; \quad \text{src and dst}$
 $\text{BIC}, \text{BIS}, \text{XOR}, \text{AND} \quad \text{bit clear}$