

# CPE 323

## Intro to Embedded Computer Systems

### MSP430 Instruction Set Architecture

Aleksandar Milenkovic

[milenka@uah.edu](mailto:milenka@uah.edu)

# Admin


→ Quiz 1b

→ Hw. 1

→ Quiz 2

# MSP430 Instruction Set Architecture

- 1. Types of ISA (16, 16-bit GPRs, R0=PC, R1=SP, R2=SR, R3=CG)
- 2. Memory View (byte addressable, 16-bit word aligned, little-endian)
- 3. Data Types (8-bit, 16-bit numbers)
- 4. Instruction Set
- 5. Addressing Modes
- 6. Instruction Encoding
- 7. Exceptions



# Types of ISA

- Stack  $Z = X + Y$

- Accumulator




- Register/memory

LOAD X

LOAD Y

ADD

STORE Z



LOAD X

ADD Y

STORE Z

;  $Acc \leftarrow M[X]$

;  $Acc \leftarrow Acc + M[Y]$

;  $M[Z] \leftarrow Acc$

MOV X, R5

MOV Y, R6

ADD R5, R6


STORE R6, Z

;  $R6 \leftarrow R6 + R5$

# MSP430 Registers


16, 16-bit registers

- R0 — Program Counter (PC, R0)
- R1 — Stack Pointer (SP, R1)
- R2 — Status Register (SR, R2)
- R3 — Constant Generator





# Memory


- Address space  $2^{16}$  bytes
- Byte addressable, can read 16-bit words from memory
- Words are aligned in memory: start at even addresses
- Little-endian placement policy
- Flash (ROM): Contains code and constants (read-only)
- RAM: Random Access Memory (stack, heap)
- I/O address space



# Memory



# MSP430 Stack



- LIFO — Last In First Out

- SP points to last full location

- Grows toward lower addresses

PUSH RS [4ABC]


①  
 $SP \leftarrow SP - 2$   
 $M[SP] \leftarrow RS$

PUSH RS  
 PUSH #2

POP R4

$R4 \leftarrow M[SP]$   
 $SP \leftarrow SP + 2$



0600  
 0x05FE  
 ...  
 0x0200






# Data Types

- Instructions operating on bytes: suffix .b
- Instructions operating on words: suffix .w
- Examples




# Instruction Formats


- Double-operand



- Single-operand



- Jumps




# Addressing Modes

Name	Source Operand	Destination Operand
Register <i>MOV.B R4, R6</i>	✓	✓
Indexed <i>MOV.B 400(R4), R6</i>	✓	✓
Symbolic <i>MOV.B MYS, R6</i>	✓	✓
Absolute <i>MOV.B &amp;MYS, R6</i>	✓	✓
Register Indirect <i>MOV.B @R5, R6</i>	✓	✗
Autoincrement (Register indirect with autoincrement) <i>MOV.B @R5+, R6</i>	✓	✗
Immediate <i>MOV.B #45, R6</i>	✓	✗

*EA<sub>S</sub> = 400 + R4*

# Address Specifiers (As, Ad)

As/Ad	Addressing Mode	Syntax	Description
00/0	Register mode	<u>Rn</u>	Register contents are operand
01/1	Indexed mode	<u>X(Rn)</u>	(Rn + X) points to the operand. X is stored in the next word.
01/1	Symbolic mode	<u>ADDR</u>	(PC + X) points to the operand. X is stored in the next word. Indexed mode X(PC) is used.
01/1	Absolute mode	<u>&amp;ADDR</u>	The word following the instruction contains the absolute address. X is stored in the next word. Indexed mode X(SR) is used.
10/-	Indirect register mode	<u>@Rn</u>	Rn is used as a pointer to the operand.
11/-	Indirect autoincrement	<u>@Rn+</u>	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions.
11/-	Immediate mode	<u>#N</u>	The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used.





# Register

• `mov.b r5, r7`

• `mov.w r5, r7`

Instruction  
(in memory)

4547
4507



# Indexed

- <sup>Indexed  
As=01</sup>
<sup>Indexed  
Ad=1</sup>
 $\text{mov.w } 0x100(r4), 0x200(r5) ; M[0x200+r5] \leftarrow M[0x100+r4]$


Instruction  
(in memory)

4 4 9 5
0 1 0 0
0 2 0 0

$$EAs = 0x100 + r4$$

$$EAd = 0x200 + r5$$

16 word:



EAs

Memory

A 2 3 F
A 2 3 F

# Symbolic

symbolic  
↓  
symbolic

- mov.w A, B


$M[B] \leftarrow M[A]$   
1st word:

mov.w 0xF000, 0x0200

Memory

Instruction  
(in memory)

0x8000	4090
0x8002	offset-s
0x8004	offset-d



0x0200 = B

45AC
45AC

$$EA_s = 0xF000 = 0x8002 + \text{offset-s}$$

$$EA_d = 0x0200 = 0x8004 + \text{offset-d}$$

# Absolute

- `mov.w &A, &B`;  $M[B] \leftarrow M[A]$

Instruction  
(in memory)

4292
F000
6200

1st word

0100	0010	1001	0010
------	------	------	------

A xF000

B x0200

Memory

ZABC
ZABC



# Register Indirect

- `mov.w @r5, r7`  $r7 \leftarrow M[r5]$

As=10  
reg. indirect-  
neg. direct  
Ad=0

Instruction  
(in memory)

4527

rr  
FOOO

r7  
2ABC

0100 0101 0010 0111

Memory

2ABC

# Autoincrement


- $\text{mov.w}(\text{@r5+}, \text{r7});$   $r7 \leftarrow M[r5]$   
 $r5 \leftarrow r5 + 2$

$E_s = r5$   
 $r5 \leftarrow r5 + 2$

Instruction  
(in memory)

4537

0100 | 0101 | 0011 | 0111




# Immediate

- `mov.w #45, r7`

*As = 11*

Instruction  
(in memory)

4257
002D



$\downarrow$  word  $B/\bar{W} = 0$   
 $\downarrow$  Indexed  $As = 0$   
 $\downarrow$  Indexed  $Ad = 1$   
**ADD. W**  
 $0x0045(R7), 0(R8); M[EA_d] \leftarrow M[EA_d] + M[EA_s]$   
 $\underbrace{\hspace{1.5cm}}$  src  $\underbrace{\hspace{1.5cm}}$  src/dst  
 $\uparrow$   
 Addition

1st word:

xvxx	0111	1001	1000
------	------	------	------

$$EA_s = R7 + 0x45$$

$$EA_d = R8 + 0$$

?798
0045
0000

# Double Operand Instruction

$\text{MOV(B) src, dst} ; \text{dst} \leftarrow \text{src}$  [does not affect flags]  
 $\text{ADD(.B) src, dst} ; \text{dst} \leftarrow \text{src} + \text{dst}$  [binary]  
 $\text{ADDC(B) src, dst} ; \text{dst} \leftarrow \text{src} + \text{dst} + \text{C}$   
 $\text{SUB(.B) src, dst} ; \text{dst} \leftarrow \text{dst} + \overline{\text{src}} + 1$   
 $\text{SUBC(.B) src, dst} ; \text{dst} \leftarrow \text{dst} + \overline{\text{src}} + \text{C}$   
 $\text{CMP(.B) src, dst} ; \text{dst} - \text{src} \equiv \text{dst} + \overline{\text{src}} + 1$   
 $\text{DADD(.B) src, dst} ; \text{dst} \leftarrow \text{dst} + \text{src} + \text{C}$  (decimal)  
 $\text{BIT(.B) src, dst} ;$   
 $\text{BIC, BIS, XOR, AND}$  bit clear

src and dst