Nolan Anderson CPE221 Dr. Rhonda Gaede 03/26/2020

EXAM 2 Answers



- 1.Byte Addressable
- 2. STR
- 3. Link Register
- 4. False
- 5. True

6.

a)

6*MAX((170,120,250,230,270,120)+20) = 6*290 = 1740ps, 1.740ns

b) 1*(170+120+250+230+270+120) = 1160ps

7.)

3-Address	2-Address	1-Address	0-Address
MPY A,B,D	LOAD A, B	LDA B	PUSH E
SUB A,A,C	MPY A, D	MPY D	PUSH B
SUB T, F, G	SUB A,C	SUB C	PUSH D
ADD A, A, T	LOAD T,F	STA T	MPY
DIV A, E, A	ADD T,G	LDA F	PUSH C
	DIV A, T	ADD G	SUB
	LOAD Z, E	STA Z	PUSH F
	LOAD Z, A	LDA T	PUSH G
		DIV Z	ADD
		STA Y	DIV
		LDA E	SUB
		SUB Y	POP A
		STA A	

```
29
              AREA PROB_8, CODE, READ
    30
              ENTRY
    31
              ADR
                      r0, x
                      r2, z
              ADR
    32
    33
              LDR
                      r3, size
    34
              LDR
                      r4, 1
              CMP
                      r4, r3
    35 loope
    36
              BGE
                      done
    37
              LDR
                      r8, [r0, r4, LSL #2]
              BL
    38
                      times4
    39
              STR
                      r9, [r2, r4, LSL #2]
    40
              ADD
                     r4, r4, #1
    41
                      loope
              B
    42 done
              B
                      done
    43 times4 MOV
                      r9, #0
    44
              MOV
                     r1, #0
    45 loopf
              CMP
                      rl, #4
    46
              BGE
                      back
                      r9, r8, r9
r1, r1, #1
    47
              ADD
    48
              ADD
    49
                      loopf
              В
    50 back
              MOV
                      pc, lr
    51 done
              B done
                      100, 3, -1, 2, 4, 4, 2, -1, 3, 100
    52 x
              DCD
    53 z
              SPACE
                      40
    54 1
              DCD
                      0
              DCD
    55 size
                      10
    56
              END
8.
```

Wrote in arm and then transferred over.

9.

Cycle	Concrete RTL	Signals
1	P <- PC	$EPC = 1, C_{L1}$
2	MAR <- P	$ALU(F2,F1,F0) = 0,0,1 C_{MAR}$
3	PC < P+1	$ALU(F2,F1,F0) = 0,1,1 C_{PC}$
4	P <- MAR	Read = 1, E_{MSR} = 1, C_{L1}
5	IR <- P	$ALU(F2,F1,F0) = 0,0,1, C_{IR}$
6		

10.

Cycle	Concrete RTL	Signals
1	B <- R0, C<-R1	$ERO_D = 1, ER1_C = 1$
2	T <- B or C	ALU(0110), M_ALU_B, M_T
3	R0 <- B'	ALU(0111), M_ALU_B, CR1
4	R1 <- C'	ALU(0110), M_ALU_B, CR1
5	R0 <- B' or C'	ALU(0110), M_ALU_B, CR0
6	R1 <- T and R0	ALU(0101), M_ALU_B, CR1

<u>11.)</u>

,	1	2	3	4	5	6	7	8	9	10	11	12	13	14
MUL <mark>r0, r1, r2</mark> ADD <mark>r2</mark> , <mark>r1</mark> , r8	F	О	Е	W										
ADD <mark>r2</mark> , <mark>r1</mark> , r8		F	О	Е	W									
LDR <mark>r1</mark> , [<mark>r0</mark>]			F	О	Е	W								
ADD <mark>r7</mark> , r6, r6 ADD <mark>r3</mark> , r0, <mark>r7</mark> STR <mark>r3</mark> , [<mark>r1</mark>]				F	О	О	Е	W						
ADD <mark>r3</mark> , r0, <mark>r7</mark>						F	О	О	Е	W				
STR <mark>r3</mark> , [<mark>r1</mark>]								F	О	О	Е	W		

12 Cycles

12.)

	1	2	3	4	5	6	7	8	9	10	11
LDR r1, [r2]	F	О	Е	M	W						
ADD r3, r1, r6		F	О	О	O	Е	M	W			

8 Cycles