The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Test 1 Solution Spring 2019

This test is closed book, closed notes. You may not use a calculator. You should have the 6 page ARM Instruction Reference. You must show your work to receive full credit.

- 1. (1 point) An ARM processor has <u>16</u> registers.
- 2. (1 point) Each register holds <u>32</u> bits.
- 3. (1 point) In the ARM statement, ADD r0, r1, r2, <u>r0</u> is the destination register.
- 4. (1 point) RTN is a notation to define operations.
- 5. (1 point) The <u>program counter or PC</u> is a register that holds the address of the instruction currently being executed.
- 6. (10 points) Convert decimal +508 and -193 to binary, using signed-2's complement representation and enough digits to accommodate the numbers.

```
16
       1
           15
                                           0
                                               12
      31
           12
                                          12
16
                                   16
                                                1
16
     508
                                    16
                                         193
+508 = 0 \times 1 = 0001 1111 1100  in 12 bits, the minimum number necessary
to represent +508 is 10 bits
+193 = 0xC1 = 0 1100 0001
-193 = 1 0011 1111
```

7. (3 points) What is the decimal equivalent of 010100₄ (assume positional notation and unsigned integer formats)?

```
010100_4 = 0 \times 4^5 + 1 \times 4^4 + 0 \times 4^3 + 1 \times 4^2 + 0 \times 4^1 + 0 \times 4^0 = 0 + 256 + 0 + 16 + 0 + 0 = 272
```

8. (12 points) If $r1 = 0 \times 000 F$ OFFF and r2 = 4, what is the value of r0 after each of the following instructions has been executed? Assume that each instruction uses the same data.

9. (10 points) For each of the following operations on 6 bit signed numbers, calculate the values of the C, Z, V, and N flags

```
(a) 110000 - 000001
                                      (b)
                                             011111 + 011111
110000
          С
                                      011111
                                                   С
110000
                                       011111
111111
                                       011111
                                                   S
 101111
                                       111110
          S
C = 1 (C from MSB)
                                      C = 0 (C from MSB)
Z = 0 (101111 != 000000)
                                      z = 0 (101111 != 000000)
V = 0 (C from MSB ⊕ C into MSB)
                                      V = 1 (C from MSB \oplus C into MSB)
N = 1 (Result MSB)
                                      N = 1 (Result MSB)
```

- 10. (15 points) For each of the following cases,
 - 1. Explain the effect of each of the following instructions using register transfer notation.
 - 2. Give the value in r2 after each instruction executes.
 - 3. Give the value of the effective address.

Assume that r2 contains the initial value 0xFF00 1110 and that r0 contains 0x0F9F 5400. Use these initial values for each instruction individually.

```
r1, [r2]
(a) LDR
Register Transfer
                       r1 \leftarrow M[r2]
                       _0xFF00 1110_
Effective Address
                       _0xFF00 1110_
(b) STR
            r1, [r2, #2 1101]
Register Transfer
                       M[r2 + 13] \leftarrow r1
r2
                       0xFF00 1110
Effective Address
                       0xFF00 111D
(c) LDR
            r1, [r2, #0x2C]!
Register Transfer
                       r2 \leftarrow r2 + 44, r1 \leftarrow M[r2]
r2
                       _0xFF00 113C_
Effective Address
                       0xFF00 113C
(d) STR r1, [r2], \#-4
Register Transfer
                       M[r2] \leftarrow r1, r2 \leftarrow r2 -4
r2
                        0xFF00 110C_
Effective Address
                       _0xFF00 1110_
       LDR r1, [r2, r0, ASR #3]
Register Transfer
                       r1 \leftarrow M[r2 + r0 >> 3]
r2
                       0xFF00 1110
Effective Address
                        0xFF00 \ 1110 + 0x01F3 \ EA80 = 0x00F3 \ FB90
```

11. (25 points) Consider the following ARM program. Trace the values of the registers shown as they change during program execution. Also, trace the writes to memory by any STR instructions. There may be unused columns or rows in the tables. If you need to add columns or rows, you may do so. DCD 1 reserves one word of storage and sets it equal to 1. SPACE 3 reserves 3 bytes of memory but does not give those bytes a value.

```
PROB 11, CODE, READONLY
       AREA
       ENTRY
                                        ; 0
       ADR
              r10, x
       ADR
              r11, y
                                        ; 4
                                        ; 8
       LDR
              r0, size
                                        ; 12
       VOM
              r1, #0
                                        ; 16
       VOM
              r2, #5
       CMP
              r1, r0
                                        ; 20
Loop
       BGE
              done
                                        ; 24
       SUB
              r3, r0, r1
                                        ; 28
       STR r3, [r10, r1, LSL #2]
                                       ; 32
                                        ; 36
       SUB
              r3, r2, r1
              r1, [r11, r3, LSL #2]
                                        ; 40
       STR
              r1, r1, #1
                                        ; 44
       ADD
                                        ; 48
              loop
                                        ; 52
done
       В
              done
                                        ; 56
size
       DCD
              6
       SPACE 24
                                        ; 60
Х
       SPACE 24
                                        ; 84
У
       END
```

r0	6										
r1	0	1	2	3	4	5	6				
r2	5										
r3	6	5	4	3	2	1	0				
r10	60										
r11	84										

Results of any STR instructions.

Memory	Contents				
Address					
60	6				
104	0				
64	5				
100	1				
68	4				
96	2				
72	3				
92	3				
76	2				
88	4				
80	1				
84	5				

12. (20 points) Complete the ARM assembly language program below so that it implements the following C++ statements.

```
const int size = 10;
int x[size];
int flip = 1;
for i = 0; i < size; i++)
  if (x[i] != x[size - i - 1])
     flip = 0;
               PROB 12, CODE, READWRITE
        AREA
       ENTRY
             r10, x ; put the address of x in r10 r0, i ; initialize i to 0 r1, size ; initialize r1 to size r11, #1 ; put the constant 1 in r11 r11, flip ; in initialize
       ADR
       LDR
       LDR
       MOV
        STR
       MOV r9, #0
                                         ; r9 = 0 for storing in flip, if needed
                                         ; compare i and size
       CMP
              r0, r1
loop
                                         ; end loop if i >= size
        BGE
              done
                             ; r2 gets size - i
              r2, r1, r0
        SUB
              r2, r2, #1 ; r2 gets size - i - 1
r3, [r10, r0, LSL #2] ; r3 gets x[i]
r4, [r10, r2, LSL #2] ; r4 gets x[size - i - 1]
        SUB
        LDR
        LDR
              r3, r4
        CMP
                                          ; compare x[i] and x[size - i - 1]
        STRNE r9, flip
                                          ; if they are not equal, make flip 0
       ADD
                                          ; i++
             r0, r0, #1
              loop
                                           ; next iteration
done
       В
              done
       DCD 13000, 298, -4729, 698, 731, -57 698, -4729, 298, 13000
Х
size
       DCD
               10
flip
       SPACE
               4
                 0
       DCD
        END
```