CPE 325: Embedded Systems Laboratory
Laboratory #7 Tutorial
MSP430 Timers, Watchdog Timer, Timers A and B

Aleksandar Milenković
Email: milenka@uah.edu
Web: http://www.ece.uah.edu/~milenka

Objective

This tutorial will introduce the watchdog timer (WDT) and the MSP430's TimerA module. You will learn the following topics:

Watchdog timer and its interval mode
Configuration of the peripheral device Timer_A
How to utilize Timer_A operating modes to solve real-world problems

Notes

All previous tutorials are required for successful completion of this lab. Especially, the tutorials introducing the TI Experimenter's Board and the Code Composer Studio software development environment.

Contents

1 Watchdog Timer: Toggling a LED Using Interval Mode ISR

Embedded computer systems usually have at least one timer peripheral device. You can think of timers as simple digital counters that in active mode increment or decrement their value at a specified clock frequency. Before using a timer in our application, we need to initialize it by setting its control registers. During initialization we need to specify timer's operating mode (whether they increment or decrement their value on each clock, pause, etc.), the clock frequency, and whether it will raise an interrupt request once the counter reaches zero (or a predetermined value set by software). Timers may have comparison logic to compare the timer value against a specific value set by software. When the values match, the timer may take certain actions, e.g., rollover back to zero, toggle its output signal, to name just a few possibilities. This might be used, for example to generate pulse width modulated waveforms used to control the speed of motors. Similarly, timers can be configured to capture the current value of the counter when a certain event occurs (e.g., the input signal changes from logic zero to logic one). Timers can also be used to trigger execution of the corresponding interrupt service routines. The MSP430 family supports several types of timer peripheral devices, namely the Watchdog Timer, Basic Timer 1, Real Time Clock, Timer A, and Timer B. Here we will learn more about the watchdog timer and how it can be used to periodically blink a LED.

The primary function of the watchdog-timer module (WDT) is to perform a controlled-system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can work as an interval timer, to generate an interrupt after the selected time interval. Figure 1 illustrates a block diagram of the watchdog timer peripheral. It features a 16-bit control register, WDTCTL, and a 32-bit counter, WDTCNT. The watchdog timer counter (WDTCNT) is a 32-bit up-counter that is not directly accessible by software. The WDTCNT is controlled and time intervals selected through the watchdog timer control register WDTCTL. The WDTCNT can be sourced from any of ACLK, SMCLK, VLOCLK or X_CLK. The clock source is selected with the WDTSSEL bit.

Setting the WDTTMSEL bit to 1 selects the interval timer mode. This mode can be used to provide periodic interrupts. In the interval timer mode, the WDTIFG flag is set at the expiration of the selected time interval. A PUC is not generated in the interval timer mode at expiration of the selected timer interval and the WDTIFG enable bit WDTIE remains unchanged.

When the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt. The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software. The interrupt vector address associated with the interval timer mode is different from the one associated with the interrupt vector address used in the watchdog mode. Our goal is to configure the watchdog timer in the interval timer mode and use its interrupt service routine for blinking the LED. Let us assume that we want to have the LED on for 1 sec and off for 1 second (the period is 2 seconds of 0.5 Hz).



Figure 1. Block Diagram of the Watchdog Timer

Let us first consider how to specify time interval for the watchdog timer. If we select the ACLK clock for the clock source (SSEL = 0: WDTCNT is clocked by SMCLK; SSEL = 1: WDTCNT is clocked by ACLK), the timer clock is ~1 MHz.

Figure 2 shows a program that toggles a LED in the watchdog timer interrupt service routine every second. To generate an interrupt request every second, we configure the WDT as follows: select the ACLK as the clock source, ACLK=32,768 Hz (or 2^{15} Hz), and select the tap to be 2^{15}; the WDT interval time will be exactly 1 second. The WDT control word will look like this: WDTMSEL selects interval mode, WDTSSEL selects ACLK, and WTTCNTCL clears the WDTCNT. Analyze the header file for msp430F5529.h to locate pre-defined command words for the control register (e.g., WDT_ADLY_1000, WDT_ADLY_250, …).

```c
/*-------------------------------------------------------------------------
 * File:        Lab7_D1.c (CPE 325 Lab7 Demo code)
 * Function:    Blinking LED1 using WDT ISR (MPS430F5529)
 *
 * Description: This C program configures the WDT in interval timer mode,
 *              clocked with the ACLK clock. The WDT is configured to give an
 *              interrupt for every 1s. LED1 is toggled in the WDT ISR
 *              by xoring P1.0. The blinking frequency of LED1 is 0.5Hz.
 *
 * Board:       MSP-EXP430F5529 (includes 32-KHZ crystal on XT1 and
 *                               4-MHz ceramic resonator on XT2)
 *
 * Clocks:      ACLK = XIN-XOUT = 32768Hz, MCLK = SMCLK = DCO = default (~1MHz)
 *              An external watch crystal between XIN & XOUT is required for ACLK
 *
 *                         MSP430F5529
 *                     -----------------
 *                 /|\|              XIN|-
 *                  | |                 | 32kHz crystal
 *                  --|RST          XOUT|-
 *                    |                 |
 *                    |             P1.0|-->LED1(RED)
 *                    |                 |
 * Input:       None
 * Output:      LED1 blinks at 0.5Hz frequency
 * Author:      Aleksandar Milenkovic, milenkovic@computer.org
 *              Prawar Poudel
 * Date:        December 2008
 *-------------------------------------------------------------------------*/
#include <msp430.h>

void main(void) {
    WDTCTL = WDT_ADLY_1000;           // 1 s interval timer
    P1DIR |= BIT0;                    // Set P1.0 to output direction
    SFRIE1 |= WDTIE;                  // Enable WDT interrupt
    _BIS_SR(LPM0_bits + GIE);         // Enter LPM0 w/ interrupt
}

// Watchdog Timer Interrupt Service Routine
#pragma vector=WDT_VECTOR
__interrupt void watchdog_timer(void) {
    P1OUT ^= BIT0;                    // Toggle P1.0 using exclusive-OR
}

```

Figure 2. Toggling a LED using WDT_ISR

Figure 3 shows the program that also toggles the LED1 every second in the WDT ISR. However, the watchdog timer uses the SMCLK as the clock source and the maximum tap of 32,768 (2^{15}). The WDT generates an interrupt request every 32 ms. To toggle the LED1 every second we need to use a static local variable that is incremented every time we enter the ISR. When we collect 32 periods of 32 ms we have approximately 1 second of elapsed time, and we can then toggle LED1. Analyze the header file msp430f5529.h to locate pre-defined command word

WDT_MDLY_32. What bits of the control register are set with WDT_MDLY_32? What is the purpose of using static variable in the ISR? What happens if we use normal variable?

```
/*-------------------------------------------------------------------------
 * File:        Lab7_D2.c (CPE 325 Lab7 Demo code)
 *
 * Function:    Toggling LED1 using WDT ISR (MPS430F5529)
 *
 * Description: This C program configures the WDT in interval timer mode,
 *              clocked with SMCLK. The WDT is configured to give an
 *              interrupt for every 32ms. The WDT ISR is counted for 32 times
 *              (32*32.5ms ~ 1sec) before toggling LED1 to get 1 s on/off.
 *              The blinking frequency of LED1 is 0.5Hz.
 *
 * Clocks:      ACLK = XT1 = 32768Hz, MCLK = SMCLK = DCO = default (~1MHz)
 *              An external watch crystal between XIN & XOUT is required for ACLK
 *
 *                          MSP430xF5529
 *                      -----------------
 *                  /|\|              XIN|-
 *                   | |                 | 32kHz
 *                   --|RST          XOUT|-
 *                     |                 |
 *                     |             P1.0|-->LED1(RED)
 *                     |                 |
 * Input:       None
 * Output:      LED1 blinks at 0.5Hz frequency
 * Author:      Aleksandar Milenkovic, milenkovic@computer.org
 *              Prawar Poudel
 * Date:        December 2008
 *-------------------------------------------------------------------------*/
#include <msp430.h>

void main(void)
{
    WDTCTL = WDT_MDLY_32;           // 32ms interval (default)
    P1DIR |= BIT0;                  // Set P1.0 to output direction
    SFRIE1 |= WDTIE;                // Enable WDT interrupt

    _BIS_SR(LPM0_bits + GIE);       // Enter LPM0 with interrupt
}

// Watchdog Timer interrupt service routine
#pragma vector=WDT_VECTOR
__interrupt void watchdog_timer(void) {
    static int i = 0;
    i++;
    if (i == 32) {                  // 31.25 * 32 ms = 1s
        P1OUT ^= BIT0;              // Toggle P1.0 using exclusive-OR
                                    // 1s on, 1s off; period = 2s, f = 1/2s = 0.5Hz
        i = 0;
    }
}
```

Figure 3. Toggling the LED1 using WDT_ISR

Figure 4 shows the program that also toggles LED1 every second. The WDT is still configured in the interval mode and sets the WDTIFG every 1s. The program however does not use the interrupt service routine (the interrupt from WDT remains disabled). Instead, the main program polls repeatedly the status of the WDTIFG. If it is set, LED1 is toggled and the WDTIFG is cleared. Otherwise, the program checks the WDTIFG status again. The program spends majority of time waiting for the flag to be set and this approach is known as software polling. It is inferior to using interrupt service routines, but sometimes can be used to interface various peripherals. What are the advantages of using interrupts over software polling?

```
1  /*-------------------------------------------------------------------------
2   * File:        Lab7_D3.c (CPE 325 Lab7 Demo code)
3   * Function:    Blinking LED1 using software polling.
4   * Description: This C program configures the WDT in interval timer mode and
5   *              it is clocked with ACLK. The WDT sets the interrupt flag (WDTIFG)
6   *              every 1 s. LED1 is toggled by verifying whether this flag
7   *              is set or not. After it is detected as set, the WDTIFG is cleared.
8   * Clocks:      ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
9   *              An external watch crystal between XIN & XOUT is required for ACLK
10  *
11  *                         MSP430F5529
12  *                     -----------------
13  *                 /|\|              XIN|-
14  *                  | |                 | 32kHz
15  *                  --|RST          XOUT|-
16  *                    |                 |
17  *                    |             P1.0|-->LED1(RED)
18  *                    |                 |
19  * Input:       None
20  * Output:      LED1 blinks at 0.5Hz frequency
21  *
22  * Author:      Aleksandar Milenkovic, milenkovic@computer.org
23  * Revised by:  Prawar Poudel
24  *-------------------------------------------------------------------------*/
25 #include <msp430.h>
26
27 void main(void)
28 {
29     WDTCTL = WDT_ADLY_1000;             // 1 s interval timer
30     P1DIR |= BIT0;                      // Set P2.2 to output direction
31
32     for (;;) {
33         // Use software polling
34         if ((SFRIFG1 & WDTIFG) == 1) {
35             P1OUT ^= BIT0;
36             SFRIFG1 &= ~WDTIFG;         // Clear bit WDTIFG in IFG1
37         }
38     }
39 }
40
```

Figure 4. Toggling LED1 using WDT and Software Polling on WDTIFG

2 Timers (A and B)

MSP430 family supports several types of timer peripheral devices, namely the Watchdog Timer, Real Time Clock, Timer A, Timer B and Timer D. In this part of the tutorial we will be studying Timer A and B.

Among the several ways to perform periodic tasks, one is to have a software delay. Using a software delay keeps the processor running while it is not needed, which leads to wasted energy. Further, counting clock cycles and instructions is quite cumbersome. MSP430s have peripheral devices called timers that can raise interrupt requests regularly. It is possible to use these timers to perform periodic tasks. Since a timer can use a different clock signal than the processor, it is possible either to turn off the processor or to work on other computations while the timer is counting. This saves energy and reduces code complexity. Note that a MSP430 can have multiple timers and each timer can be utilized independently from the other timers. Furthermore, each timer has several modes of counting. Though in this lab we will be using Timer A to blink an output signal at regular interval of time, keeping time is not the only use of timers.

Figure 5 shows a block diagram of Timer A peripheral. It consists of a timer block and upto seven configurable capture and compare blocks (TAxCCR0 – TAxCCR6). (In MSP430F5529, there are three instantiations of Timer A: TA0 with 5 capture and compare blocks, TA1 with 3 capture and compare registers, and TA2 with 3 capture and compare blocks. Thus, TAxCCR0 can mean any of TA0CCR0, TA1CCR0 or TA2CCR0. Timer B has 7 capture and compare registers.

The timer block can be configured to act as an 8-bit, 10-bit, 12-bit, or 16-bit counter and supports 4 counting modes: STOP (MCx=00), UP (MCx=01), Continuous (MCx=10), and UP/DOWN (MCx=11). The source clock can be selected among multiple options (TAxSEL bits), and the selected clock can be further divided by 1 (IDx=00), 2 (IDx=01), 4 (IDx=10), and 8 (IDx=11). In the UP and UP/DOWN modes counter counts up to the value that is specified by the TAxCCR0 register. The timer block is configured using Timer A control register, TAxCTL, which contains control bits TAxSEL, IDx, CNTLx, and others. Please examine the format of this register.

Each Capture and Compare block *n* (n from 0 to 6) contains a 16-bit latch register TAxCCRn and corresponding control logic enabling two type of operations CAPTURE and COMPARE. Each capture and compare block *n* is controlled by its own control register, TAxCCTLn.

Capture refers to an operation where the value of the running counter (TAxR) is captured in the TAxCCRn on a hardware event (e.g., external input changes its state from a logic 1 to a logic 0 or from a logic 0 to a logic 1) or on a software trigger (e.g., setting some control bits). This operation is very useful when we want to timestamp certain events. Imagine you are designing a system that needs to log an exact moment when a car enters a parking lot. A sensor can

trigger a change of state of an input that further triggers the capture operation on Timer A. This way we can precisely timestamp the event down to a single clock cycle precision with no software-induced delay. The value of the running timer is captured by the TAxCCRn that can then be read and processed in software.

Compare refers to an operation where actions are triggered at specific moments in time. This operation is crucial for generating Pulse-Width-Modulated signals (PWMs) – periodic signals where duty cycles is fully controlled: the period the signal is on over the entire period. The PWM type of signals are often used in robotics to control motors. In compare mode of operation the corresponding latch register, TAxCCRn, is initialized to a certain value. When the value in the running counter (TBR) reaches the value in TAxCCRn, an output signal can change its state (set, reset, or toggle).



Figure 5. Timer_A Block Diagram

2.1 Toggle an output Using Timer A

Let us first consider an example where we utilize a Timer A2 device to toggle an output on the MSP-EXP430F5529LP board. For this example, we will be toggling the channel 1 of Timer A2, i.e. TA2.1. TA2.1 is multiplexed with P2.4.

P2.4 should be periodically turned on for 0.065 seconds and then turned off for 0.065 seconds (one period is ~0.13 seconds, or toggling rate is ~7.6 Hz). We have learned how to execute the toggling using a software delay or by using the watchdog timer. Now, we would like to utilize the MSP430's Timer A peripheral device.

Figure 7 shows a program that toggles P2.4 as specified. We can see that the port 2.4 is multiplexed with TA2.1 special function, which is the output from the capture and compare block 1 (TA2CCR1). Note: how do we know this? Find a document where this information is available? How to configure Port 2.4 to output TA2.1?

The capture and compare block 1 can be configured to set/reset or toggle the output signal TA2.1 when the value in the running counter reaches the value in the capture and control register TA2CCR1. Thus, when a value in the Timer A2 counter is equal to the value in TA2CCR1, we can configure the Timer A2 to toggle its output, TA2.1, automatically. The default value in TA2CCR1 is 0, thus, the output will be toggled every time the counter rolls over to 0x0000. However, before we can use TA2.1 as an output on P2.4, we need to configure the port 2 selection register, P2SEL, pin 4 to its special I/O function instead of its common digital I/O function (P2SEL |= BIT4;). This way we ensure that the P2.4 mirrors the behavior of the TA2.1 signal.

The next step is to configure clock sources. The MSP430 clocks MCLK, SMCLK, and ACLK have default frequencies as follows: MCLK = SMCLK ~ 1MHz and ACLK = 32 KHz. Timer A2 is configured to use the SMCLK as its clock input and to operate in the continuous mode. Timer A2's counter will count from 0x0000 to 0xFFFF. When the counter value reaches 0x0000, the EQU1 will be asserted indicating that the counter has the same value as the TA2CCR1 (here it is not set because by default it is cleared). We can select the output mode 4 (toggle) that will toggle the output every time EQU1 is asserted. This way we can determine the time period when the TA2.1 is reset and set. The TA2.1 will be set for 65,536*1/2^20 = 0.0625 seconds and will be reset for 65,536*1/2^20 = 0.0625 seconds. Please note that we do not need to use an interrupt service routine to toggle the signal in this case. The Timer A2 will toggle the P2.4 independently, and we can go into a low power mode and remain there for the rest of the application lifetime. *What are the different low power modes available in MSP430F5529? How do they differ from each other? Explain your answers.*

To visualize the output, you can use the Grove Boosterpack. P2.4 is connected to header J14 on the digital section of the board. Using the connecter cable to hook the Buzzer in the pack, you can notice the output in the note played in Buzer.

```
1  /*-------------------------------------------------------------------------------
2   * File:        Lab7_D4.c (CPE 325 Lab7 Demo code)
3   *
4   * Function:    Toggling signal using Timer_A2 in continuous mode (MPS430F5529)
5   *
6   * Description: In this C program, Timer_A2 is configured for continuous mode. In
7   *              this mode, the timer TA2 counts from 0 up to 0xFFFF (default 2^16).
8   *              So, the counter period is 65,536*1/2^20 = 62.5ms when SMCLK is
9   *              selected. The TA2.1 output signal is configured to toggle every
10  *              time the counter reaches the maximum value, which corresponds to
11  *              62.5ms. TA2.1 is multiplexed with the P2.4, and there is a extension
12  *              header from this pin.
```

```
13   *
14   *              Thus the output frequency on P2.4 will be f = SMCLK/(2*65536) ~ 8 Hz.
15   *              Please note that once configured, the Timer_A toggles the signal
16   *              in pin P2.4 automatically even when the CPU is in sleep mode.
17   *              Please use oscillator to see this.
18   *
19   *              Using the Grove Boosterpack, you can hook-up the Buzzer to the
20   *              J14 header. This connects the Signal Pin of buzzer to P2.4.
21   *              The buzzer produces sound when the signal value is high
22   *              and vice versa.
23   *
24   * Clocks:      ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
25   *              An external watch crystal between XIN & XOUT is required for ACLK
26   *
27   *                          MSP430F5529
28   *                      -----------------
29   *                  /|\|              XIN|-
30   *                   | |                 | 32kHz
31   *                   --|RST          XOUT|-
32   *                     |                 |
33   *                     |       P2.4/TA2.1|-->Buzzer
34   *                     |                 |
35   * Input:       None
36   * Output:      Toggle output at P2.4 at 8Hz frequency using hardware TA2
37   * Author:      Aleksandar Milenkovic, milenkovic@computer.org
38   *              Prawar Poudel
39   *-------------------------------------------------------------------------------*/
40  #include <msp430F5529.h>
41
42  void main(void) {
43      WDTCTL = WDTPW +WDTHOLD;  // Stop WDT
44
45      P2DIR |= BIT4;            // P2.4 output (TA2.1)
46      P2SEL |= BIT4;            // P2.4 special function (TA2.1 output)
47
48      TA2CCTL1 = OUTMOD_4;      // TA2.1 output is in toggle mode
49      TA2CTL = TASSEL_2 + MC_2; // SMCLK is clock source, Continuous mode
50
51      _BIS_SR(LPM0_bits + GIE); // Enter Low Power Mode 0
52  }
53
```

Figure 6. C Program for Toggling Pin2.4 Using TimerA, Continuous Mode

Try to modify the code from Figure 6 by selecting a different source clock for Timer A. What happens if we use the following command: TA2CTL = TASSEL_1 + MC_2? What is the period of toggling the signal? Explain your answer. Try using divider for the clock source.

The given example may not be suitable if you want to control the period of toggling since the counter in the continuous mode always counts from 0x0000 to 0xFFFF. This problem can be solved by opting for the UP-counter mode. The counter will count from 0x000 up to the value specified in the TACCR2. This way we can control the time period. Let us consider an example where we want the buzzer to be 1 second on and 1 second off (toggling rate is 0.5 Hz).

Figure 7 shows the C code for this example. Note the changes. How do we specify UP mode? How do we select the ACLK clock as the TimerA source clock? What output mode do we use? Is it better to use ACLK instead of SMCLK in this example? Explain your answers.

```
1  /*-------------------------------------------------------------------------
2   * File:        Lab7_D5.c (CPE 325 Lab7 Demo code)
3   *
4   * Function:    Toggle signal using Timer_A2 in up mode (MPS430F5529)
5   *
6   * Description: In this C program, Timer_A2 is configured for UP mode. In this
7   *              mode, the timer TA2 counts from 0 up to value stored in TA2CCR0.
8   *              So, the counter period is CCR0*1us. The TA2.1 output signal is
9   *              configured to toggle every time the counter reaches the value
10  *              in TA2CCR1. TA2.1 is multiplexed with the P2.4. Thus, the output
11  *              frequency on P2.4 will be f = ACLK/(2*CCR0) = 0.5Hz. Please note
12  *              that once configured, the Timer_A2 toggles the signal automatically
13  *              even when the CPU is in sleep mode.
14  *
15  *              Using the same connection as in Lab7_D4.c, you should be able to
16  *              hear Buzzer ON for 1s and OFF for 1s continuously.
17  *
18  * Clocks:      ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
19  *              An external watch crystal between XIN & XOUT is required for ACLK
20  *
21  *                          MSP430xF5529
22  *                      -----------------
23  *                  /|\|              XIN|-
24  *                   | |                 | 32kHz
25  *                   --|RST          XOUT|-
26  *                     |                 |
27  *                     |      P2.4/TA2.1|--> Buzzer
28  *                     |                 |
29  * Input:       None
30  * Output:      Toggle output at P2.4 at 0.5Hz frequency using hardware TA2
31  * Author:      Aleksandar Milenkovic, milenkovic@computer.org
32  *              Prawar Poudel
33  *-------------------------------------------------------------------------*/
34 #include <msp430F5529.h>
35
36 void main(void) {
37     WDTCTL = WDTPW +WDTHOLD;    // Stop WDT
38
39     P2DIR |= BIT4;              // P2.4 output
40     P2SEL |= BIT4;              // P2.4 special function (TA2.1 output)
41
42     TA2CCTL1 = OUTMOD_4;        // TA2.1 output is in toggle mode
43     TA2CTL = TBSSEL_1 + MC_1;   // ACLK is clock source, UP mode
44     TA2CCR0 = 32767;            // Value to count upto for Up mode
45
46     _BIS_SR(LPM3_bits + GIE);   // Enter Low Power Mode 3
47 }
48
```

Figure 7. C Program for Toggling Pin2.4 Using TIMER_A (UP MODE)

2.2 Additional Timer_A Functionality

As already seen, Timer A is quite powerful due to the selectable clocks, automated outputs, and adjustable maximum count value. The Timer A peripheral has additional features which greatly expand its functionality and versatility. These features include:

- Multiple capture/compare modules
- Multiple output control modes
- Ability to call multiple interrupts at different count values
- Ability to select from multiple counting modes

Often times, it will be necessary to perform multiple tasks with a single timer peripheral. Fortunately, the Timer A system has multiple channels that can be set up to perform their tasks at designated count values. The MSP430F5529 has 3 instantiations of Timer A, namely TA0, TA1 and TA2. Each of these Timer A have different number of channels. TA0 has 5 channels, TA1 has 3 channels and TA2 has 3 channels. Each channel normally has a shared output pin similar to what we saw with the TA2.1 pin in the examples above. In Figure 8 below, note that some of the pins are shared with TA1 channels. This means that capture/compare channel can directly control output devices connected to these pins.



Figure 8. Port pins shared with TA1 channels

If you further examine the MSP-EXP430F5529LP experimenter board schematic, you can find where the other channel output pins are located. In order to use other channels in each instantiation of each of TA), TA1 and TA2, channel 0 must still be set up in each of them. All of the channels have their own configuration register and their own count value register. Each channel can be configured to use its output pin directly (as in above example Lab7_D5), but they can also be used to call interrupt service routines. An interrupt vector is dedicated to channel 0, but other channels each of the timers can be configured to call a separate ISR.

It is important to think about how the counting methods affect the interrupt calls from the different capture/compare channels. The user's guide contains definitive information about the Timer B including examples that demonstrate how the various functions work. In general, the counting modes work as follows:
Counting mode 0 – Stop mode – The timer is inactive
Counting mode 1 – Up mode – The timer counts up to the value for channel 0. An interrupt for each channel set up is called at the corresponding count value on the way up. At the maximum value an interrupt for channel 0 is called, and at the next timer count a general interrupt is generated. Remember that these interrupts may correspond to output pin control or interrupt service routine vectoring depending on the channel configuration.

Counting mode 2 – Continuous mode – The timer counts up to its maximum value (65535 for 16 bit mode). Along the way, corresponding interrupts are called at each channel's count value register. At 0 a general Timer Ax interrupt is set.
Counting mode 3 – Up/Down mode – The timer counts up to the value in the channel 0 register, and then it counts back down to 0 again. The channel interrupts are called when the value is reach on the up count and the down count. The general Timer A interrupt is called when 0 is reached.

In Figure 9 below, channels 0 and 1 are used to call two separate ISRs. Since the timer is in up/down mode, the channel 0 ISR is only called once per counting cycle (on the max value set by the CCR0 register) while the channel 1 ISR is called twice per counting cycle if its CCR1 value is less than CCR0. It is called on the up count and the down count. This mode is especially useful when creating PWM signals since the count register value determines the duty cycle of the output signal.

```
1  /*-------------------------------------------------------------------------
2   * File:        Lab7_D6.c (CPE 325 Lab7 Demo code)
3   *
4   * Function:    Blinking LED1 & LED2 using Timer_A0 with interrupts (MPS430F5529)
5   *
6   * Description: In this C program, Timer_A0 is configured for up/down mode with
7   *              ACLK source and interrupts for channel 0 and channel 1 are
8   *              enabled. In up/down mode timer TA0 counts the value from 0 up to
9   *              value stored in TA0CCR0 and then counts back to 0. The interrupt
10  *              for TA0 is generated when the counter reaches value in TA0CCR0.
11  *              The interrupt TA0.1 is generated whenever the counter reaches value
12  *              in TA0CCR1. Thus, TA0.1 gets two interrupts while counting upwards
13  *              and counting downwards. This simulates a PWM control - adjusting
14  *              the TA0.1 and TA0.0 CCR register values adjusts the duty cycle of the
15  *              PWM signal.
16  *
17  * Clocks:      ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
18  *              An external watch crystal between XIN & XOUT is required for ACLK
19  *
20  *                           MSP430x5529x
21  *                       -----------------
22  *                  /|\|              XIN|-
23  *                   | |                 | 32kHz
24  *                   --|RST          XOUT|-
25  *                     |                 |
26  *                     |             P1.0|--> LED1(RED)
27  *                     |             P4.7|--> LED2(GREEN)
28  * Input:       None
29  * Output:      LED1 blinks at 1.64Hz with 20-80% duty cycle and LED2 blinks at
30  *              0.82Hz with 50-50% duty cycle.
31  *
32  * Author:      Aleksandar Milenkovic, milenkovic@computer.org
33  *              Prawar Poudel
34  *-------------------------------------------------------------------------*/
35 #include <msp430F5529.h>
```

```
36
37  void main(void) {
38      WDTCTL = WDTPW + WDTHOLD;      // Stop WDT
39      _EINT();                       // Enable interrupts
40
41      P1DIR |= BIT0;                 //LED1 as output
42      P4DIR |= BIT7;                 //LED2 as output
43
44      P1OUT &= ~BIT0;                // ensure LED1 and LED2 are off
45      P4OUT &= ~BIT7;
46
47      TA0CCTL0 = CCIE;               // TA0 count triggers interrupt
48      TA0CCR0 = 10000;               // Set TA0 (and maximum) count value
49
50      TA0CCTL1 = CCIE;               // TA0.1 count triggers interrupt
51      TA0CCR1 = 2000;                // Set TA0.1 count value
52
53      TA0CTL = TASSEL_1 | MC_3;      // ACLK is clock source, UP/DOWN mode
54
55      _BIS_SR(LPM3);                 // Enter Low Power Mode 3
56  }
57
58  #pragma vector = TIMER0_A0_VECTOR
59  __interrupt void timerISR(void) {
60      P4OUT ^= BIT7;                 // Toggle LED2
61  }
62
63  #pragma vector = TIMER0_A1_VECTOR
64  __interrupt void timerISR2(void) {
65      P1OUT ^= BIT0;                 // Toggle LED1
66      TA0CCTL1 &= ~CCIFG;             // Clear interrupt flag
67  }
68
```

Figure 9. Code Using Multiple Timer B CC Channels and ISRs to Toggle LEDs

3 References

Getting started with the timers can be confusing at first. It is important to understand their functions and different operating modes. The following texts can help you understand the timers operation better:

- Chapter 8 in the Davies Text (page 275 – 368)
  - Watchdog Timer – page 276 – 281
  - Timer A – page 287 – 300
  - Timer B – page 353 – 356
- The user's guide
  - Watchdog Timer – Chapter 16 (page 453 – 459)
  - Timer A – Chapter 17 (page 460 – 481)
- Timer B – Chapter 18 (page 482 – 406)