CPE 322 Digital Hardware Design Fundamentals


Electrical and Computer Engineering

Finite State Machine Representation & Verilog



Sequential Networks


- Have memory (state)
 - Present state depends not only on the current input, but also on all previous inputs (history)
 - Future state depends on the current input and state



Flip-flops are commonly used as storage devices: D-FF, JK-FF, T-FF

Mealy Sequential Networks

General model of Mealy Sequential Network



$$Q(t^{+}) = G(X(t), Q(t))$$
 $Z(t) = F(X(t), Q(t))$

- (1) X inputs are changed to a new value
- After a delay, the Z outputs and next state appear at the output of CM (input of State Register)
- (3) The next state is clocked into the state register and the state changes

An Example: 8421 BCD to Excess3 BCD Code Converter




X (inputs)				Z (ou	tputs)		
t3	t2	t1	t0	t3	t2	t1	t0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

X/Z







X/Z




X/Z



X/Z




X/Z




State Graph and Table for BCD to Exess3 Code Converter

X/Z



	ı NS ı		1 2	<u> </u>
PS	X = 0	X = 1	X = 0	X = 1
\$0 \$1 \$2 \$3 \$4 \$5 \$6	S1 S3 S4 S5 S5 S0 S0	\$2 \$4 \$5 \$6 \$0	1 1 0 0 1 0	0 0 1 1 0 1

```
// bcd to execess 3 converter
// Mealy Implementation
// Behavioral Model
module bcd ex3 mealy(input X,CLK,output reg Z);
      reg [2:0] State=0, Nextstate=0;
   // Combinational Network
   always @ (State, X)
      case (State)
         0 : if (!X) begin Nextstate=1; Z=1; end
             else begin Nextstate=2; Z=0; end
         1 : if (!X) begin Nextstate=3; Z=1; end
             else begin Nextstate=4; Z=0; end
         2 : if (!X) begin Nextstate=4; Z=0; end
             else begin Nextstate=4; Z=1; end
         3 : if (!X) begin Nextstate=5; Z=0; end
             else begin Nextstate=5; Z=1; end
         4 : if (!X) begin Nextstate=5; Z=1; end
             else begin Nextstate=6; Z=0; end
         5 : if (!X) begin Nextstate=0; Z=0; end
             else begin Nextstate=0; Z=1; end
         6 : if (!X) begin Nextstate=0; Z=1; end
             else begin Nextstate=0; Z=1'b?; end
        default : begin Nextstate=0; Z=0; end
      endcase
   // State Reg Portion of Design
   always @ (posedge CLK)
      State=Nextstate:
endmodule
```



	l N	S	1 7	Z
PS	X = 0	X = 1	X = 0	X = 1
S0	S1	S2	1	0
S1	S3	S4	1	0
S0 S1 S2 S3 S4 S5 S6	S1 S3 S4 S5 S5 S0	S2 S4 S4 S5 S6 S0	0	i l
S4	S5	S6	ĭ	ò
S5		S0	0	1
S6	S0	-	1	_

Two always sections:

- the first represents the combinational network;
- the second represents the state register

State Assignment Rules

- I. States which have the same next state (NS) for a given input should be given adjacent assignments (look at the columns of the state table).
- II. States which are the next states of the same state should be given adjacent assignments (look at the rows).
- III. States which have the same output for a given input should be given adjacent assignments.
- I. (1,2)(3,4)(5,6) (in the X=1 column, S₁ and S₂ both have NS S₄; in the X=0 column, S₃ & S₄ have NS S₅, and S₅ & S₆ have NS S₀)
- II. (1,2) (3,4) (5,6) (S₁ & S₂ are NS of S₀; S₃ & S₄ are NS of S₁; and S₅ & S₆ are NS of S₄)
- III. (0,1,4,6) (2,3,5)

	l N	S	1 2	<u> </u>
PS	X = 0	X = 1	X = 0	X = 1
\$0 \$1 \$2 \$3 \$4 \$5 \$6	\$1 \$3 \$4 \$5 \$5 \$0 \$0	\$2 \$4 \$5 \$6 \$0	1 1 0 0 1 0	0 0 1 1 0 1

State Assignment Rules

- I. States which have the same next state (NS) for a given input should be given adjacent assignments (look at the columns of the state table).
- II. States which are the next states of the same state should be given adjacent assignments (look at the rows).
- III. States which have the same output for a given input should be given adjacent assignments.
- I. (1,2)(3,4)(5,6) (in the X=1 column, S₁ and S₂ both have NS S₄; in the X=0 column, S₃ & S₄ have NS S₅, and S₅ & S₆ have NS S₀)
- II. (1,2) (3,4) (5,6) (S₁ & S₂ are NS of S₀; S₃ & S₄ are NS of S₁; and S₅ & S₆ are NS of S₄)
- III. (0,1,4,6) (2,3,5)

	l N	S	1 2	<u> </u>
PS	X = 0	X = 1	X = 0	X = 1
\$0 \$1 \$2 \$3 \$4 \$5 \$6	S1 S3 S4 S5 S5 S0 S0	\$2 \$4 \$5 \$6 \$0 -	1 1 0 0 1 0	0 0 1 1 0 1

Q1 Q2 Q3	0	1
00	S0	S1
01		S2
11	S 5	S3
10	S6	S4


Transition Table


	NS		2	Z
PS	X=0	X=1	X=0	X=1
S0	S1	S2	1	0
S1	S3	S4	1	0
S2	S4	S4	0	1
S3	S5	S5	0	1
S4	S5	S6	1	0
S5	S0	S0	0	1
S6	S0	_	1	-

	Q1 * Q2 * Q3 *		2	Z
Q1Q2Q3	X=0	X=1	X=0	X=1
000	100	101	1	0
100	111	110	1	0
101	110	110	0	1
111	011	011	0	1
110	011	010	1	0
011	000	000	0	1
010	000	XXX	1	Χ
001	XXX	XXX	Х	X


S0 = 000, S1 = 100, S2 = 101, S3 = 111, S4 = 110, S5 = 011, S6 = 010

K-maps






$$D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$$



$$D_2 = Q_2^+ = Q_1$$



Data Flow Representation Verilog HDL 8421 BCD to Excess3 Code Converter (Mealy FSM)


```
Q_1^+ = Q_2^+
                                                         Q_2^+ = Q_1
// bcd to execess 3 converter
// Mealy Implementation
// Data Flow Model
                                                         Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'
module bcd ex3 mealy(input X,CLK,output Z);
                                                            Z = X'Q_3' + XQ_3
   reg Q1=0,Q2=0,Q3=0;
   // FF State Update Portion of design
   // Active only on rising edge of clock
   always @ (posedge CLK)
      begin
         01 <= ~02;
         02 <= 01;
          Q3 \leftarrow (Q1 \& Q2 \& Q3) \mid (^X \& Q1 \& ^Q3) \mid (X \& ^Q1 \& ^Q2);
      end
   // Output Equation -- Continuous Assignment that is
   // a function only of the state variables 01,02,03
   assign Z = (\sim X \& \sim Q3) \mid (X \& Q3);
endmodule
```

Schematic Realization

8421 BCD to Excess3 Code Converter (Mealy FSM)

$$Q_1^+ = Q_2'$$

 $Q_2^+ = Q_1$
 $Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$
 $Z = X'Q_3' + XQ_3$




Structural Representation Verilog HDL 8421 BCD to Excess3 Code Converter (Mealy FSM)


```
// bcd to execess 3 converter
                                                                                   Q - Q1
// Mealy Implementation
                                                                                 FF1
// Structural Model
                                                                                      — Q1'
module bcd ex3 mealy(input X,CLK,output Z);
   wire A1, A2, A3, A5, A6, D3, Q1, Q1 N, Q2, Q2 N, Q3
                                                                                   Q - Q2
                                                                                 FF2
   not I1(X N, X);
                                                                                   Q'-Q2' X
   nand G1(A1,Q1,Q2,Q3);
                                                                        G4 D3
   nand G2 (A2,Q1,Q3 N,X N);
                                                                                     Q3
   nand G3 (A3, X, Q1 N, Q2 N);
                                                                                     Q3' X'-
                                                                                 FF3
   nand G4(D3,A1,A2,A3);
   nand G5 (A5, X, Q3);
   nand G6(A6, X N, Q3 N);
   nand G7(Z,A5,A6);
   d ff FF1(CLK,Q2 N,Q1,Q1 N);
   d ff FF2(CLK,Q1,Q2,Q2 N);
   d ff FF3(CLK, D3, Q3, Q3 N);
endmodule
// basic rising edge D flip-flop module
module d ff(input clk,d, output reg q, output q n);
   initial q=0;
   always @(posedge clk)
      q = d;
   assign q n = \sim q;
endmodule
```

Sequential Network Timing

Code converter


Changes in X are not synchronized with active clock edge => glitches (false output), e.g. at tb






Sequential Network Timing (cont'd)

Timing diagram assuming a propagation delay of 10 ns for each flip-flop and gate (State has been replaced with the state of three flip-flops)



Review: Mealy Sequential Networks




$$Q(t^{+}) = G(X(t), Q(t))$$
 $Z(t) = F(X(t), Q(t))$

- (1) X inputs are changed to a new value
- (2) After a delay, the Z outputs and next state appear at the output of CN (input of state register)
- (3) The next state is clocked into the state register and the state changes

Moore Sequential Networks


General model of Moore Sequential Network



- (1) X inputs are changed to a new value
- (2) The next state is clocked into the state registers
- (3) The outputs appear which are a function of the current state only (not the inputs)

General Model of Moore Sequential Machine

Outputs depend only on present state!




- (1) X inputs are changed to a new value
- (2) After a delay, the output of CN appears on the inputs of the state register
- (3) The next state is clocked into the state register resulting in a possible change in state, and possible new Z outputs appear after a CN delay

An Example: 8421 BCD to Excess3 Code Converter




X (inputs)			Z (outputs)				
t3	t2	t1	t0	t3	t2	t1	t0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

Moore Machine



Moore Machine



PS	N	S	Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1


Note: state S0 could be eliminated (S0 == S9), if S9 was start state!

FSM Timings


Differences between Mealy and Moore


• $X = 0010_1001 \Rightarrow Z = 1110_0011$

Mealy




Moore





PS	N	S	Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	ı	0
S9	S1	S2	0
S10	S1	S2	1

PS	N	S	Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1




PS	NS		Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1

```
// combinational Network #1
always @ (State, X)
   case (State)
      0 : if (!X) Nextstate=1;
          else Nextstate=2;
      1 : if (!X) Nextstate=3;
          else Nextstate=4;
      2 : if (!X) Nextstate=4;
          else Nextstate=5;
      3 : if (!X) Nextstate=6;
          else Nextstate=7;
      4 : if (!X) Nextstate=7;
          else Nextstate=8;
      5 : if (!X) Nextstate=7;
          else Nextstate=8;
      6 : if (!X) Nextstate=9;
          else Nextstate=10;
      7 : if (!X) Nextstate=9;
          else Nextstate=10;
      8 : Nextstate=10;
      9 : if (!X) Nextstate=1;
          else Nextstate=2;
      10: if (!X) Nextstate=1;
         else Nextstate=2;
     default : Nextstate=0;
   endcase
```

PS	NS		Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1

```
Combinational
                                   Network #2
                                           Outputs(Z)
                   Next
Inputs(X)
                   State
                                 State(Q)
                           State
        Combinational
                          Register
         Network #1
                    Clock
      // combinational Network #2
      always @ (State)
          case (State)
              0 : Z=0;
               : Z=1;
               z=0;
                z=1;
                z=0;
                z=1;
               z=0;
              7 : Z=1;
                z=0;
              9 : Z=0;
              10: Z=1;
            default : Z=0;
          endcase
```

PS	NS		Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1




```
// State Reg Portion of Design
always @ (posedge CLK)
    State=Nextstate;
```

ModelSim™ Waveform

Behavioral 8421 BCD to Excess3 Code Converter (Moore FSM)

• $X = 0010_1001 \Rightarrow Z = 1110_0011$

- •add wave CLK X Z
- •force CLK 0 0 ns, 1 50 ns -r 100 ns
- •force X 0 0 ns, 1 170 ns, 0 270 ns, 1 370 ns, 0 470 ns, 1 670 ns
- •run 800 ns




One-hot State Encoding

```
// bcd to execess 3 converter
// Moore Implementation
// Data Flow Model -- one hot state assignment
module bcd ex3 moore(input X,CLK,output Z);
   // flip flop outputs
   reg Q0=1, Q1=0, Q2=0, Q3=0, Q4=0, Q5=0, Q6=0, Q7=0, Q8=0, Q9=0, Q10=0;
   // FF State Update Portion of design
   // Active only on rising edge of clock
   always @ (posedge CLK)
      begin
          0.0 <= 0;
          Q1 \leftarrow (Q0 \& \sim X) \mid (Q9 \& \sim X) \mid (Q10 \& \sim X);
          Q2 \leftarrow (Q0 \& X) \mid (Q9 \& X) \mid (Q10 \& X);
          03 <= 01 & ~X;
          Q4 \le (Q1 \& X) \mid (Q2 \& \sim X);
          Q5 <= Q2 & X;
          Q6 <= Q3 & ~X;
          Q7 \iff (Q3 \& X) \mid (Q4 \& \sim X) \mid (Q5 \& \sim X);
          Q8 \le (Q4 \& X) \mid (Q5 \& X);
          Q9 \le (Q6 \& \sim X) | (Q7 \& \sim X);
          Q10 \leftarrow (Q6 \& X) \mid (Q7 \& X) \mid (Q8 \& \sim X);
       end
   // Output Equation -- Continuous Assignment that is
   // a function only of the state variables QA,QB,QC,QD
   assign Z = Q1 | Q3 | Q5 | Q7 | Q10;
endmodule
```

PS	NS		Z
	X=0	X=1	
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1

•
$$X = 0010_1001 \Rightarrow Z = 1110_0011$$

- •add wave CLK X Z
- •force CLK 0 0 ns, 1 50 ns -r 100 ns
- •force X 0 0 ns, 1 170 ns, 0 270 ns, 1 370 ns, 0 470 ns, 1 670 ns
- •run 800 ns



State Assignment Rules

- I. States which have the same next state (NS) for a given input should be given adjacent assignments (look at the columns of the state table).
- II. States which are the next states of the same state should be given adjacent assignments (look at the rows).
- III. States which have the same output for a given input should be given adjacent assignments.
- I. (1,2) (3,4) (5,6) (in the X=1 column, S₁ and S₂ both have NS S₄; in the X=0 column, S₃ & S₄ have NS S₅, and S₅ & S₆ have NS S₀)
- II. (1,2) (3,4) (5,6) (S₁ & S₂ are NS of S₀; S₃ & S₄ are NS of S₁; and S₅ & S₆ are NS of S₄)
- III. (0,1,4,6) (2,3,5)

Moore State Table

Current State	X=0	Next State X=1	Outp	
50	5,	X=1 S ₂	0	Rule 1
5,	53	54	1	(0,9,19) (4,5) (6,7)
52	54	55	0	Rule 2
53	56	57	1.	(1,7)(3,4)(4,5) (6,7)(7,7)
54	57	58	0	(6,7) (7,8) (9,10) Rule 3
55	57	58).	(1,3,5,7,10)
56	59	510	0	(0,2,4,6,8,9)
57	59	5,0	-	
5 9	510	5	0 /	
5 q 5 10	5,	52	9	
5 ta	ite ta	ble		


State Assignments


Qa QB Qc Qoo Sq S10 S8 01 55 11 51 53 54 10 50 52 57 56		
Assignment Map		
Assignments $Q_A Q_B$ $S_0 = 0010$ $S_1 = 0111$ $S_2 = 6110$ $S_3 = 1111$ $S_4 = 1011$ $S_5 = 1001$ $S_6 = 1010$ $S_7 = 1110$ $S_8 = 1100$		


Transition Diagram


Current State QA QB QC QB 59 0 0 0 0 0 0 0 1	Next State x=0 QA QB Qt Qo QA QA QB Qt QO O 1 1 1 0 1 1 0	Output Z
50000	01110110	0
5100100	01110110	
52 0 1 1 0	1011 1001	0
1000	111001100	
S ₆ 1010	1110 1100	0
58 1100	01.00	0
57 11 10	10000 +0100	


Resulting Boolean Equations






































































Z=












Quartus II Schematic Realization8421 BCD to Excess3 Code Converter (Moore FSM)



Data Flow Representation Verilog HDL 8421 BCD to Excess3 Code Converter (Moore FSM)

```
// bcd to execess 3 converter
// Moore Implementation
// Data Flow Model
module bcd ex3 moore(input X,CLK,output Z);
   reg QA=0, QB=0, QC=0, QD=0;
   // FF State Update Portion of design
   // Active only on rising edge of clock
   always @ (posedge CLK)
       begin
          QA \leftarrow QD \mid (\sim QA \& QB \& QC);
          QB \le QC \mid (QA \& QB) \mid (QA \& X) \mid (QA \& QD \& QB) \mid (QB \& QD);
          QC \le (QD \& \sim X) | (\sim QA \& \sim QB) | (\sim QA \& \sim QC) | (QB \& QD) | (\sim QA \& \sim X);
          OD \leftarrow (\neg OA \& \neg X) \mid (\neg OA \& OB \& OC);
       end
   // Output Equation -- Continuous Assignment that is
   // a function only of the state variables QA,QB,QC,QD
   assign Z = (\neg QC \& QD) \mid (QA \& QB \& QC) \mid (\neg QA \& QB \& \neg QC) \mid (QB \& QD);
```

19/01/2021

endmodule

ModelSim™ Waveform

Data Flow 8421 BCD to Excess3 Code Converter (Moore FSM)

• $X = 0010_1001 \Rightarrow Z = 1110_0011$

- •add wave CLK X Z
- •force CLK 0 0 ns, 1 50 ns -r 100 ns
- •force X 0 0 ns, 1 170 ns, 0 270 ns, 1 370 ns, 0 470 ns, 1 670 ns
- •run 800 ns

