

CPE 323

Intro to Embedded Computer Systems Direct Memory Access Controller (DMA)

Aleksandar Milenkovic

milenka@uah.edu





Admin

L. HW. 5 due tomorrow


2. HW.6 (ADC/DAC, peripherals)

3 Qu12.07 (KDC/DAC)





MSP430FG4618 Block Diagram







DMA – Direct Memory Access Controller

- Programmer's view of I/O interfacing
 - Polling
 - Interrupts
 - Using DMA transfers





DMA - Direct Memory Access Controller

- Example: UART communication, MSP430 program expects a string of characters from the workstation (e.g., username "cpe323")
- What does my MSP430 program do (not including initialization)?
 - Polling: check if a character is received, wait if not check again; if received, read it and store into a character array; go back;
 - Interrupt: ISR reads the character and places into the character array
 - DMA: initialize DMA to handle the entire transfer (expect 6 characters to come via the UART link, store them into the character array)





DMA Registers

DMA_Control DMA_SourceAddress DMA_DestinationAddress DMA_Size



DMA: How Does It Work?




RXBUF

25mF

O

UART char is ready => Trigger one DMA transfer

- Read char from UART:
 - Source Address => Address Bus
 - Read control signal
 - USCI places data from UCAORXBUF to Data Bus
- Write char to character array
 - Destination Address => Address Bus
 - Write control signal
 - Data => Data Bus
 - Increment Destination address
- Size <= Size 1; Is Size==0 => End of Transfer (transfer is completed, ISR)




2x 1+(





System View








Types of DMA Transfers

- Input peripheral => Output Peripheral
- Input peripheral => Memory
- Memory => Output Peripheral
- Memory (RAM/Flash) => Memory (RAM)





DMA&CPU Handshaking







General View of Bus Arbitration






MSP430 DMA Controller Features


- Up to three independent transfer channels
- Configurable DMA channel priorities
- Requires only two MCLK clock cycles per transfer
- Byte or word and mixed byte/word transfer capability
- Block sizes up to 65535 bytes or words
- Configurable transfer trigger selections
- Selectable edge or level-triggered transfer
- Four addressing modes
- Single, block, or burst-block transfer modes
- Configured from software





DMA Block Diagram










DMA Operation

- 3 Channels (DMA0, DMA1, DMA2) for independent transfers
- Initialize block of data transfer from software, carry it out in hardware
- DMA Registers
 - Starting Address (SA)
 - Destination Address (DA)
 - Block Size (SZ)

DMA Addressing Modes

- Configured with the DMASRCINCRx and DMADSTINCRx control bits
 - Select if the source/destination address is incremented, decremented, or unchanged after each transfer
- Four transfer modes
 - Fixed address to fixed address (e.g., comm2comm)
 - Fixed address to block of addresses (e.g. comm2mem)
 - Block of addresses to fixed address (e.g., mem2comm)
 - Block of addresses to block of addresses (mem2mem)




- Byte-to-byte, word-to-word, byte-to-word, or word-to-byte
 - Word-to-byte: only the lower byte of the source-word is transferred
 - Byte-to-word: the upper byte of the destination-word is cleared when the transfer occurs

DMA Transfer Modes

- Single/Repeated single modes: each byte/word transfer requires a separate trigger
- Block/Repeated block modes: a transfer of a complete block of data occurs after one trigger
 - CPU is halted until the complete block has been transferred
- Burst-block/Repeated burst-block modes: transfers are block transfers with CPU activity interleaved.
 - CPU executes 2 MCLK cycles after every four byte/word transfers of the block resulting in 20% CPU execution capacity

DMADTx	Transfer Mode	Description
000	Single transfer	Each transfer requires a trigger. DMAEN is automatically cleared when DMAxSZ transfers have been made.
001	Block transfer	A complete block is transferred with one trigger. DMAEN is automatically cleared at the end of the block transfer.
010, 011	Burst-block transfer	CPU activity is interleaved with a block transfer. DMAEN is automatically cleared at the end of the burst-block transfer.
100	Repeated single transfer	Each transfer requires a trigger. DMAEN remains enabled.
101	Repeated block transfer	A complete block is transferred with one trigger. DMAEN remains enabled.
110, 11	Repeated burst-block transfer	CPU activity is interleaved with a block transfer. DMAEN remains enabled.


DMA Single Transfer







DMA Block Transfer







DMA Trigger Operation

- DMAxTSELx bits select trigger
- Edge-sensitive or level-sensitive

DMAxTSELx	Operation
0000	A transfer is triggered when the DMAREQ bit is set. The DMAREQ bit is automatically reset when the transfer starts
0001	A transfer is triggered when the TACCR2 CCIFG flag is set. The TACCR2 CCIFG flag is automatically reset when the transfer starts. If the TACCR2 CCIE bit is set, the TACCR2 CCIFG flag will not trigger a transfer.
0010	A transfer is triggered when the TBCCR2 CCIFG flag is set. The TBCCR2 CCIFG flag is automatically reset when the transfer starts. If the TBCCR2 CCIE bit is set, the TBCCR2 CCIFG flag will not trigger a transfer.
0011	Devices with USART0: A transfer is triggered when the URXIFG0 flag is set. URXIFG0 is automatically reset when the transfer starts. If URXIE0 is set, the URXIFG0 flag will not trigger a transfer. Devices with USCI_A0: A transfer is triggered when the UCA0RXIFG flag is set. UCA0RXIFG is automatically reset when the transfer starts. If UCA0RXIE is set, the UCA0RXIFG flag will not trigger a transfer.
0100	Devices with USART0: A transfer is triggered when the UTXIFG0 flag is set. UTXIFG0 is automatically reset when the transfer starts. If UTXIE0 is set, the UTXIFG0 flag will not trigger a transfer. Devices with USCI_A0: A transfer is triggered when the UCA0TXIFG flag is set. UCA0TXIFG is automatically reset when the transfer starts. If UCA0TXIE is set, the UCA0TXIFG flag will not trigger a transfer.





DMA Trigger Operation (cont'd)

 Devices with DAC12: A transfer is triggered when the DAC12_0CTL DAC12IFG flag is set. The DAC12_0CTL DAC12IFG flag is automatically cleared when the transfer starts. If the DAC12_0CTL DAC12IE bit is set, the DAC12_0CTL DAC12IFG flag will not trigger a transfer. Devices with ADC12: A transfer is triggered by an ADC12IFGx flag. When single-channel conversions are performed, the corresponding ADC12IFGx is the trigger. When sequences are used, the ADC12IFGx for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFGx is set. Setting the ADC12IFGx with software will not trigger a transfer. All ADC12IFGx flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller. Devices with SD16 or SD16_A: A transfer is triggered by the SD16IFG flag of the master channel in grouped mode or of channel 0. Setting the SD16IFG with software will not trigger a transfer. All SD16IFG flags are automatically reset when the associated SD16MEMx register is accessed by the DMA controller. If the SD16IE of the master channel is set, the SD16IFG will not trigger a transfer. A transfer is triggered when the TACCR0 CCIFG flag is set. The TACCR0 CCIFG flag is automatically reset when the transfer starts. If the TACCR0 CCIE bit is set, the TACCR0 CCIFG flag will not trigger a transfer. A transfer is triggered when the TBCCR0 CCIFG flag is set. The TBCCR0 CCIFG flag is automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0 CCIFG flag will not trigger a transfer. Devices with USART1: A transfer is triggered when the URXIFG1 flag is set. URXIFG1 is automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a transfer. 		
conversions are performed, the corresponding ADC12IFGx is the trigger. When sequences are used, the ADC12IFGx for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFGx is set. Setting the ADC12IFGx with software will not trigger a transfer. All ADC12IFGx flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller. Devices with SD16 or SD16_A: A transfer is triggered by the SD16IFG flag of the master channel in grouped mode or of channel 0. Setting the SD16IFG with software will not trigger a transfer. All SD16IFG flags are automatically reset when the associated SD16MEMx register is accessed by the DMA controller. If the SD16IE of the master channel is set, the SD16IFG will not trigger a transfer. O111 A transfer is triggered when the TACCR0 CCIFG flag is set. The TACCR0 CCIFG flag is automatically reset when the transfer starts. If the TACCR0 CCIE bit is set, the TACCR0 CCIFG flag will not trigger a transfer. O112 A transfer is triggered when the TBCCR0 CCIFG flag is set. The TBCCR0 CCIFG flag is automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0 CCIFG flag will not trigger a transfer. O113 Devices with USART1: A transfer is triggered when the URXIFG1 flag is set. URXIFG1 is automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a	0101	The DAC12_0CTL DAC12IFG flag is automatically cleared when the transfer starts. If the
automatically reset when the transfer starts. If the TACCR0 CCIE bit is set, the TACCR0 CCIFG flag will not trigger a transfer. 1000 A transfer is triggered when the TBCCR0 CCIFG flag is set. The TBCCR0 CCIFG flag is automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0 CCIFG flag will not trigger a transfer. 1001 Devices with USART1: A transfer is triggered when the URXIFG1 flag is set. URXIFG1 is automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a	0110	conversions are performed, the corresponding ADC12IFGx is the trigger. When sequences are used, the ADC12IFGx for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFGx is set. Setting the ADC12IFGx with software will not trigger a transfer. All ADC12IFGx flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller. Devices with SD16 or SD16_A: A transfer is triggered by the SD16IFG flag of the master channel in grouped mode or of channel 0. Setting the SD16IFG with software will not trigger a transfer. All SD16IFG flags are automatically reset when the associated SD16MEMx register is accessed by the DMA controller. If the SD16IE of the master channel is set, the SD16IFG
automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0 CCIFG flag will not trigger a transfer. 1001 Devices with USART1: A transfer is triggered when the URXIFG1 flag is set. URXIFG1 is automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a	0111	automatically reset when the transfer starts. If the TACCR0 CCIE bit is set, the TACCR0
automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a	1000	automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0
Devices with USCI_A1: A transfer is triggered when the UCA1RXIFG flag is set. UCA1RXIFG is automatically reset when the transfer starts. If UCA1RXIE is set, the UCA1RXIFG flag will	1001	automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a transfer. Devices with USCI_A1: A transfer is triggered when the UCA1RXIFG flag is set. UCA1RXIFG is automatically reset when the transfer starts. If UCA1RXIE is set, the UCA1RXIFG flag will
not trigger a transfer.		not trigger a transfer.





DMA Trigger Operation (cont'd)

DMAxTSELx	Operation
1010	Devices with USART1: A transfer is triggered when the UTXIFG1 flag is set. UTXIFG1 is automatically reset when the transfer starts. If UTXIE1 is set, the UTXIFG1 flag will not trigger a transfer. Devices with USCI_A1: A transfer is triggered when the UCA1TXIFG flag is set. UCA1TXIFG is automatically reset when the transfer starts. If UCA1TXIE is set, the UCA1TXIFG flag will not trigger a transfer.
1011	A transfer is triggered when the hardware multiplier is ready for a new operand.
1100	A transfer is triggered when the UCB0RXIFG flag is set. UCB0RXIFG is automatically reset when the transfer starts. If UCB0RXIE is set, the UCB0RXIFG flag will not trigger a transfer.
1101	A transfer is triggered when the UCB0TXIFG flag is set. UCB0TXIFG is automatically reset when the transfer starts. If UCB0TXIE is set, the UCB0TXIFG flag will not trigger a transfer.
1110	A transfer is triggered when the DMAxIFG flag is set. DMA0IFG triggers channel 1, DMA1IFG triggers channel 2, and DMA2IFG triggers channel 0. None of the DMAxIFG flags are automatically reset when the transfer starts.
1111	A transfer is triggered by the external trigger DMAE0.





Stopping DMA Transfers

- Two ways to stop DMA transfers in progress:
 - A single, block, or burst-block transfer may be stopped with an NMI interrupt, if the ENNMI bit is set in register DMACTL1
 - A burst-block transfer may be stopped by clearing the DMAEN bit





DMA Channel Priorities

- Default DMA channel priorities are DMA0-DMA1-DMA2
 - If two or three triggers happen simultaneously or are pending, the channel with the highest priority completes its transfer (single, block or burst-block transfer) first, then the second priority channel, then the third priority channel.
- Transfers in progress are not halted if a higher priority channel is triggered
 - The higher priority channel waits until the transfer in progress completes before starting
- DMA channel priorities are configurable with the ROUNDROBIN bit

DMA Priority	Transfer Occurs	New DMA Priority
DMA0 – DMA1 – DMA2	DMA1	DMA2 - DMA0 - DMA1
DMA2 – DMA0 – DMA1	DMA2	DMA0 – DMA1 – DMA2
DMA0 - DMA1 - DMA2	DMA0	DMA1 - DMA2 - DMA0

DMA Transfer Cycle Times

- DMA requires 1 or 2 MCLK cc to synchronize before each single transfer or complete block or burstblock transfer
- Each byte/word transfer requires 2
 MCLK after synchronization, and one
 cycle of wait time after the transfer
- DMA cycle time is dependent on the MSP430 operating mode and clock system setup (use MCLK)

- If the MCLK source is active, but the CPU is off, the DMA controller will use the MCLK source for each transfer, without re-enabling the CPU
- If the MCLK source is off, the DMA controller will temporarily restart MCLK, sourced with DCOCLK, for the single transfer or complete block or burst-block transfer
- The CPU remains off, and after the transfer completes, MCLK is turned off

CPU Operating Mode	Clock Source	Maximum DMA Cycle Time
Active mode	MCLK=DCOCLK	4 MCLK cycles
Active mode	MCLK=LFXT1CLK	4 MCLK cycles
Low-power mode LPM0/1	MCLK=DCOCLK	5 MCLK cycles
Low-power mode LPM3/4	MCLK=DCOCLK	5 MCLK cycles + 6 μs [†]
Low-power mode LPM0/1	MCLK=LFXT1CLK	5 MCLK cycles
Low-power mode LPM3	MCLK=LFXT1CLK	5 MCLK cycles
Low-power mode LPM4	MCLK=LFXT1CLK	5 MCLK cycles + 6 μs†

 $^{^{\}dagger}$ The additional 6 μs are needed to start the DCOCLK. It is the $t_{(LPMx)}$ parameter in the data sheet.





DMA and Interrupts

- DMA transfers are not interruptible by system interrupts
 - System interrupts remain pending until the completion of the transfer
 - NMI interrupts can interrupt the DMA controller if the ENNMI bit is set
- System interrupt service routines are interrupted by DMA transfers
 - If an interrupt service routine or other routine must execute with no interruptions, the DMA controller should be disabled prior to executing the routine





DMA Interrupts

- Each DMA channel has its own DMAIFG flag
 - Each DMAIFG flag is set in any mode, when the corresponding DMAxSZ register counts to zero. If the corresponding DMAIE and GIE bits are set, an interrupt request is generated
- All DMAIFG flags source only one DMA controller interrupt vector and the interrupt vector may be shared with the other modules
 - software must check the DMAIFG and other flags to determine the source of the interrupt
 - The DMAIFG flags are not reset automatically and must be reset by software





DMAIV Register

```
;Interrupt handler for DMA0IFG, DMA1IFG, DMA2IFG
                                                     Cycles
DMA_HND
                         ; Interrupt latency
                &DMAIV, PC; Add offset to Jump table
         RETI
                         ; Vector 0: No interrupt
         JMP
                DMA0_HND ; Vector 2: DMA channel 0
         JMP
                DMA1 HND ; Vector 4: DMA channel 1
         JMP
                DMA2 HND ; Vector 6: DMA channel 2
         RETI
                         ; Vector 8: Reserved
                         ; Vector 10: Reserved
         RETI
         RETI
                         ; Vector 12: Reserved
         RETI
                         ; Vector 14: Reserved
DMA2 HND
                            ; Vector 6: DMA channel 2
                            ; Task starts here
         RETI
                            ; Back to main program
                            ; Vector 4: DMA channel 1
DMA1 HND
                            ; Task starts here
         RETI
                            ; Back to main program
DMA0 HND
                            ; Vector 2: DMA channel 0
                            ; Task starts here
          . . .
         RETI
                            ; Back to main program
```





DMA and ADC12

- DMA can automatically move data from any ADC12MEMx register to another location
 - No CPU intervention, independently from LPMs
 - => increases throughput of the ADC12 module, and saves energy
- DMA transfers can be triggered from any ADC12IFGx flag
 - When CONSEQx = {0,2} the ADC12IFGx flag for the ADC12MEMx used for the conversion can trigger a DMA transfer
 - When CONSEQx = {1,3}, the ADC12IFGx flag for the last ADC12MEMx in the sequence can trigger a DMA transfer
 - Any ADC12IFGx flag is automatically cleared when the DMA controller accesses the corresponding ADC12MEMx





DMA Registers

Table 10–5. DMA Registers, MSP430FG461x, MSP430F471xx devices

Register	Short Form	Register Type	Address	Initial State
DMA control 0	DMACTL0	Read/write	0122h	Reset with POR
DMA control 1	DMACTL1	Read/write	0124h	Reset with POR
DMA interrupt vector	DMAIV	Read only	0126h	Reset with POR
DMA channel 0 control	DMA0CTL	Read/write	01D0h	Reset with POR
DMA channel 0 source address	DMA0SA	Read/write	01D2h	Unchanged
DMA channel 0 destination address	DMA0DA	Read/write	01D6h	Unchanged
DMA channel 0 transfer size	DMA0SZ	Read/write	01DAh	Unchanged
DMA channel 1 control	DMA1CTL	Read/write	01DCh	Reset with POR
DMA channel 1 source address	DMA1SA	Read/write	01DEh	Unchanged
DMA channel 1 destination address	DMA1DA	Read/write	01E2h	Unchanged
DMA channel 1 transfer size	DMA1SZ	Read/write	01E6h	Unchanged
DMA channel 2 control	DMA2CTL	Read/write	01E8h	Reset with POR
DMA channel 2 source address	DMA2SA	Read/write	01EAh	Unchanged
DMA channel 2 destination address	DMA2DA	Read/write	01EEh	Unchanged
DMA-channel 2 transfer size	DMA2SZ	Read/write	01F2h	Unchanged





DMACTLO

DMACTL0, DMA Control Register 0

TSELx

3-0

15	14	13	12	11	10	9	8
	F	Reserved			DMA2	TSELx	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	DN	//A1TSELx			DMA	TSELx	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
Reserved	Bits 15–12	Reserved					
		DMA1I DMA2I	61x devices ic data sheet EQ bit (software CIFG bit 32 CCIFG bit 30 (MSP430 COTL DAC) ADC12IFG 30 CCIFG bit 30 CCIFG bit 31 bit er ready on (MSP430 (MSP430 COTL DAC) and (MSP430 COTH bit 31 bit er ready on (MSP430 COTH bit 51 bit 51 bit 61 coth bit 61 bit 6	it is given : are trigger) t t FG43x), UC 12IFG bit c bit : t FG43x), UC IFG43x), UC IFG4x)	below; for CAORXIFG (I CAOTXIFG (N CBORXIFG (N CBOTXIFG (N CBOTXIFG (N CBOTXIFG (N CBOTXIFG (N	other device MPS430FG4 MSP430FG4	ces, see the
DMA1 TSELx	Bits 7–4	Same as DM	A2TSELx				
DMA0	Bits	Same as DM	A2TSELx				





DMACTL1

DMACTL1, DMA Control Register 1

_	15	14	13	12	11	10	9	8
	0	0	0	0	0	0	0	0
•	r0	r0	r0	r0	r0	r0	r0	r0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	DMA ONFETCH	ROUND ROBIN	ENNMI
•	r0	r0	r0	r0	r0	rw-(0)	rw-(0)	rw-(0)

Reserved	Bits 15–3	Reserved. Read only. Always read as 0.
DMA ONFETCH	Bit 2	DMA on fetch The DMA transfer occurs immediately The DMA transfer occurs on next instruction fetch after the trigger
ROUND ROBIN	Bit 1	Round robin. This bit enables the round-robin DMA channel priorities. DMA channel priority is DMA0 – DMA1 – DMA2 DMA channel priority changes with each transfer
ENNMI	Bit 0	Enable NMI. This bit enables the interruption of a DMA transfer by an NMI interrupt. When an NMI interrupts a DMA transfer, the current transfer is completed normally, further transfers are stopped, and DMAABORT is set. 0 NMI interrupt does not interrupt DMA transfer 1 NMI interrupt interrupts a DMA transfer





DMAxCTL

DMAxCTL, DMA Channel x Control Register

DMADTx

DMADSTINCRx

DMASRCINCRx

			rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
			111 (0)	111 (0)	111 (0)	· (0)	·• (0)	· (0)	111 (0)	(0)
			7	6	5	4	3	2	1	0
			DMA DSTBYTE	DMA SRCBYTE	DMALEVEL	DMAEN	DMAIFG	DMAIE	DMA ABORT	DMAREQ
DMA SRCBYTE	Bit 6	DMA source byte. This bit selects the source as a byte or word. Word Byte	rw-(0)	rw-(0) Bit 15	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
DMA LEVEL	Bit 5	DMA level. This bit selects between edge-sensitive and level-sensitive triggers. O Edge sensitive (rising edge) Level sensitive (high level)	DMADTx	14–12	DMA Transfer 000 Single tr 001 Block tra 010 Burst-blo 011 Burst-blo	ansfer insfer				
DMAEN	Bit 4	DMA enable 0 Disabled 1 Enabled			101 Repeate 110 Repeate	d single trar d block tran d burst-bloc d burst-bloc	sfer k transfer			
DMAIFG	Bit 3	DMA interrupt flag O No interrupt pending Interrupt pending	DMA DSTINCRx	11–10	DMA destinat decrementing When DMADS one. Whe	of the desti	ination addre	ess after ea on address ir	ch byte or w	vord transfer. ecrements by
DMAIE	Bit 2	DMA interrupt enable 0 Disabled 1 Enabled			increments/de register and th is not increme	crements b e temporary nted or deci	y two. The I register is in	DMAxDA is cremented c	copied into	a temporary
DMA ABORT	Bit 1	DMA Abort. This bit indicates if a DMA transfer was interrupt by an NMI. 0 DMA transfer not interrupted 1 DMA transfer was interrupted by NMI			01 Destinat 10 Destinat	ion address ion address	is unchange is decremer is increment	d ted		
DMAREQ	Bit 0	DMA request. Software-controlled DMA start. DMAREQ is reset automatically. 0 No DMA start 1 Start DMA	DMA SRCINCRX	9–8	01 Source a 10 Source a	of the sourd E=1, the s RCBYTE=0, AxSA is coppremented of address is unaddress is u	ce address fource addrest the source ided into a terment of the control of the co	or each byte ess increme address in emporary reg	e or word tra nts/decreme crements/de gister and th	ansfer. When ents by one. crements by ne temporary
			DMA DSTBYTE		DMA destinati 0 Word 1 Byte	on byte. Thi	s bit selects	the destinat	ion as a byte	∍ or word.
			_		•					





DMAxSA

DMAxSA, DMA Source Address Register

31	30	29	28	27	26	25	824			
Reserved										
r0	r0	r0	r0	r0	r0	r0	r0			
23	22	21	20	19	18	17	16			
	Rese	erved			DMA	xSAx				
r0	r0	r0	r0	rw	rw	rw	rw			
15	14	13	12	11	10	9	8			
			DMA	xSAx						
rw	rw	rw	rw	rw	rw	rw	rw			
7	6	5	4	3	2	1	0			
			DMA	xSAx						
rw	rw	rw	rw	rw	rw	rw	rw			

Reserved Bits Reserved 31–20

DMAxSAx Bits 19-0 DMA source address. The source address register points to the DMA source address for single transfers or the first source address for block transfers. The source address register remains unchanged during block and burst-block transfers.

Devices that have addressable memory range 64-KB or below contain a single word for the DMAxSA.

MSP430FG461x and MSP430F471xx devices implement two words for the DMAxSA register as shown. Bits 31–20 are reserved and always read as zero. Reading or writing bits 19-16 requires the use of extended instructions. When writing to DMAxSA with word instructions, bits 19-16 are cleared.





DMAxSZ

DMAxSZ, DMA Size Address Register

15	14	13	12	11	10	9	8
DMAxSZx							
rw	rw	rw	rw	rw	rw	rw	rw
7	6	5	4	3	2	1	0
DMAxSZx							
rw	rw	rw	rw	rw	rw	rw	rw

DMAxSZx Bits 15-0 DMA size. The DMA size register defines the number of byte/word data per block transfer. DMAxSZ register decrements with each word or byte transfer. When DMAxSZ decrements to 0, it is immediately and automatically reloaded with its previously initialized value.

00000h Transfer is disabled

00001h One byte or word to be transferred

00002h Two bytes or words have to be transferred

:

0FFFh 65535 bytes or words have to be transferred





DMAIV

DMAIV, DMA Interrupt Vector Register

_	15	14	13	12	11	10	9	8
	0	0	0	0	0	0	0	0
_	r0	r0	r0	r0	r0	r0	r0	r0
_	7	6	5	4	3	2	1	0
	0	0	0	0		DMAIVx		0
	r0	r0	r0	r0	r-(0)	r-(0)	r-(0)	r0

DMAIVx Bits DMA Interrupt Vector value 15-0

DMAIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	No interrupt pending	_	
02h	DMA channel 0	DMA0IFG	Highest
04h	DMA channel 1	DMA1IFG	
06h	DMA channel 2	DMA2IFG	
08h	Reserved	-	
0Ah	Reserved	_	
0Ch	Reserved	-	
0Eh	Reserved	_	Lowest





Demo(s): TimeStamped Greeting Message

- This tutorial details basic approaches to interfacing I/O devices.
 In our example programs, we are sending a time stamped Hello
 World message over a serial asynchronous interface. The
 program can utilize program polling, an interrupt service
 routine, or a direct memory access transfer.
- Setup: Our serial data pins are connected to the Bluetooth module. The Bluetooth module in turn is paired with a workstation that runs a hyper terminal or similar program.





Polling

```
//***************************
// MSP430xG46x UART Hello World with time stamp; Serial UART, 115200 bps
// Description: Sends "Hello World!" to hyper terminal every second
// Port: COM1
// Baud rate: 115200 *
// Data bits: 8
// Parity: None
// Stop bits: 1
// Flow Control: None
       MSP430xG461x
// /۱\ 1
                  XINI-
                      | 32kHz
   |--|RST
                 XOUT | -
          P2.4/UCA0TXDI---
                      1 115200
          P2.5/UCA0RXD|<--
// Author: Aleksandar Milenkovic, milenkovic@computer.org
#include <msp430xG46x.h>
#include <stdio.h>
char helloMsq[] = "Hello World!\r\n"; // greeting message
char timeMsg[24];
                              // string for time message
unsigned int sec = 0;
                              // variable for measuring time
```

```
void main(void) {
WDTCTL = WDT ADLY 1000;
                                // WDT 1000ms, ACLK, interval timer
                                  // Software reset
  UCA0CTL1 |= UCSWRST;
                                 // Set UCAOTXD
  P2SEL |= BIT4;
  UCA0CTL1 |= UCSSEL 2;
                                 // Use SMCLK
  UCAOBRO = 0x09;
                                 // 1MHz/115200
                                                  (lower byte)
  UCAOBR1 = 0x00;
                                 // 1MHz/115200
                                                  (upper byte)
  UCA0MCTL = 0x02;
                                // Modulation (UCBRS0=0x01) (UCOS16=0)
                                // **Initialize USCI state machine**
  UCA0CTL1 &= ~UCSWRST;
  for(;;) {
                                // wait for 1 second from WDT
   while (!(IFG1 & WDTIFG));
  sec++;
                                 // increment time
   sprintf(timeMsq, "%6d s: %3", sec, helloMsq);
                                                     // prepare time message
  for (int i = 0; i < 24; i++)
                                       // send time message
       while (!(IFG2 & UCAOTXIFG));
                                        // check if TX buffer is empty
       UCAOTXBUF = timeMsv[i];
                                        // put character into tx buffer
                              // clear watchdog interrupt flag
   IFG1 &= ~WDTIFG;
```





Interrupts

```
//*****************************
// MSP430xG46x UART Hello World with time stamp; Serial UART, 115200 bps
// Description: Sends "Hello World!" to hyper terminal every second.
              The program uses ISRs for transmitting characters.
              Transmission is enabled on interrupt from the WDT.
// Port: COM1
// Baud rate: 115200
// Data bits: 8
// Parity: None
// Stop bits: 1
// Flow Control: None
      MSP430xG461x
                 XINI-
                     32kHz
   |--|RST
                XOUT | -
         P2.4/UCAOTXD|---->
                    | 115200 - 8N1
         P2.5/UCA0RXDI<-----
// Author: Aleksandar Milenkovic, milenkovic@computer.org
//***************************
#include <msp430xG46x.h>
#include <stdio.h>
char helloMsg[] = "Hello World!\n\r";
char timeMsg[24];
                            // string for time message
unsigned int sec = 0;
                            // variable for measuring time
                            // character counter
int i = 0;
```

```
void main(void) {
                                           // WDT 1000ms, ACLK, interval timer
            WDTCTL = WDT ADLY 1000;
             IE1 |= WDTIE;
                                           // Enable WDT interrupt
            UCA0CTL1 |= UCSWRST;
                                            // Software reset
             P2SEL |= BIT4;
                                           // Set UCAOTXD
                                           // Use SMCLK
             UCAOCTL1 |= UCSSEL 2;
            UCAOBRO = 0x09;
                                           // 1MHz/115200
                                                            (lower byte)
            UCA0BR1 = 0x00;
                                           // 1MHz/115200
                                                            (upper byte)
            UCAOMCTL = 0x02;
                                           // Modulation (UCBRS0=0x01) (UCOS16=0)
                                           // **Initialize USCI state machine**
            UCA0CTL1 &= ~UCSWRST;
           for(;;){
Sleep bis SR(LPM0 bits + GIE);
                                           // enter LPMO, enable interrupts
                                           // increment time
             sec++;
              sprintf(timeMsg, "%6d s: %s", sec, helloMsg);
                                                               // prepare time message
             i = 0;
                                           // character counter
             IE2 |= UCAOTXIE;
                                           // enable transmit interrupts
              BIS SR(LPM0 bits + GIE);
                                           // enter LMP0
           #pragma vector = WDT VECTOR
            interrupt void WDT ISR(void) {
               bic SR register on exit(CPUOFF);
                                                   // exit LPM mode
                                                   // transmit ISR
           #pragma vector = USCIABOTX VECTOR
            interrupt void TX ISR(void) {
             TICAO TYBUE timeMsg[1-1]
                                               // send the next character
             if(i == 24) IE2 &= ~UCAOTXIE;
                                               // if all characters are sent disable ints
```

11/9/2020 © A





DMA

```
//***************************
                                                                            void main(void)
// MSP430xG46x UART Hello World with time stamp; Serial UART, 115200 bps
                                                                              WDTCTL = WDT ADLY 1000;
                                                                                                            // WDT 1000ms, ACLK, interval timer
// Description: Sends "Hello World!" to hyper terminal every second
                                                                             IE1 |= WDTTE:
                                                                                                            // Enable WDT interrupt
              The program uses DMA for transmitting characters;
                                                                                                            // P2.4 USCI A0 TXD
              Transmission is enabled on interrupt from the WDT.
                                                                              P2SEL |= BIT4 ;
// Port: COM1
                                                                                                            // SMCLK
                                                                              UCAOCTL1 |= UCSSEL 2;
// Baud rate: 115200
                                                                              UCAOBRO = 0x09;
                                                                                                            // 1MHz/115200
                                                                                                                             (lower byte)
// Data bits: 8
                                                                             UCA0BR1 = 0x00;
                                                                                                            // 1MHz/115200
                                                                                                                           (upper byte)
// Parity: None
                                                                                                            // Modulation (UCBRS0=0x01) (UCOS16=0)
                                                                   x BUS
                                                                              UCA0MCTL = 0x02;
// Stop bits: 1
// Flow Control: None
                                                                                                            // **Initialize USCI state machine**
                                                                              UCA0CTL1 &= ~UCSWRST;
       MSP430xG461x
                                                                              DMACTLO = DMAOTSEL 4;
                                                                                                           // DMAREQ, software trigger, TX is ready
                                                                                                            // Source block address
                                                                              DMA0SA = (int) timeMsg;
// //\ |
                 XINI-
                                                                              DMA0DA = (int) &UCA0TXBUF;
                                                                                                            // Destination single address
                     I 32kHz
   |--|RST
                 XOUT | -
                                                                             DMAOSZ = 0x0018 ;
                                                                                                            // Length of the String
                                                                              DMAOCTL = DMASRCINCR 3 + DMASBDB + DMALEVEL ; // src inc
         P2.4/UCA0TXD|---->
                                                                             BIS SR(LPM0 bits + GIE);
                                                                                                            // Enter LPMO, interrupts enabled
                     I 115200 - 8N1
//
         P2.5/UCA0RXDI<-----
                                                                                                            // Trigger DMA block transfer
//
                                                                            #pragma vector = WDT VECTOR
// Author: Aleksandar Milenkovic, milenkovic@computer.org
                                                                             interrupt void WDT ISR(void)
//***************************
                                                                              sec++;
                                                                              sprintf(timeMsg, "%6d s: %s", sec, helloMsg);
#include <msp430xG46x.h>
#include <stdio.h>
                                                                              DMAOCTL |= DMAEN)
                                                                                                             // Enable DMA transfer
char helloMsg[] = "Hello World!\n\r";
char timeMsg[24];
                            // string for time message
unsigned int sec = 0;
                            // variable for measuring time
```

Mem2Mem DMA Transfer

```
MSP430xG461x Demo - DMA0, Repeated Burst to-from RAM, Software Trigger
//
   Description: A 16 word block from 1400-141fh is transferred to 1420h-143fh
   using DMAO in a burst block using software DMAREQ trigger.
   After each transfer, source, destination and DMA size are
   reset to initial software setting because DMA transfer mode 5 is used.
   P5.1 is toggled during DMA transfer only for demonstration purposes.
   ** RAM location 0x1400 - 0x143f used - make sure no compiler conflict **
    ACLK = 32kHz, MCLK = SMCLK = default DCO 1048576Hz
//
               MSP430xG461x
         71\1
          \perp
                            I 32kHz
          --IRST
                        XOUTI-
                        P5.1|-->LED
    A. Dannenberg/ M. Mitchell
    Texas Instruments Inc.
    October 2006
    Built with IAR Embedded Workbench Version: 3.41A
//**********************************
```

```
#include "msp430xG46x.h"
void main(void)
  WDTCTL = WDTPW + WDTHOLD;
                                  // Stop WDT
  P5DIR \mid = 0 \times 002; // P1.0 output
  DMA0SA = 0x1400; // Start block address
  DMA0DA = 0x1420; // Destination block address
  DMAOSZ = 0x0010; // Block size
  DMAOCTL = DMADT 5 + DMASRCINCR 3 + DMADSTINCR 3 + DMAEN; // Rpt, inc
  DMAOCTL |= DMAEN; // Enable DMAO
  while (1)
    P5OUT |= 0x02; // P5.1 = 1, LED on
    DMA0CTL |= DMAREQ; // Trigger block transfer
    P5OUT &= \sim 0 \times 02; // P5.1 = 0, LED off
```

Mem2USCI DMA Transfer

```
//****************************
    MSP430xG461x Demo - DMA0, Block Mode UART1 9600, ACLK
//
    Description: DMA0 is used to transfer a string as a block to U1TXBUF.
    UTXIFG1 WILL trigger DMA0. "Hello World" is TX'd via 9600 baud on UART1.
    Watchdog in interval mode triggers block transfer every 1000ms.
    Level sensitive trigger used for UTXIFG1 to prevent loss of initial edge
    sensitive triggers - UTXIFG1 which is set at POR.
    ACLK = UCLK 32768Hz, MCLK = SMCLK = default DCO 1048576Hz
    Baud rate divider with 32768hz XTAL @9600 = 32768hz/9600 = 3.41 (000Dh 4Ah)
               MSP430xG461x
         71\1
                         XIN|-
                             1 32768Hz
          --|RST
                        XOUT | -
                         P4.0|----> "Hello World"
                             | 9600 - 8N1
    A. Dannenberg/ M. Mitchell
    Texas Instruments Inc.
    October 2006
    Built with IAR Embedded Workbench Version: 3.41A
//************************************
```

```
#include "msp430xG46x.h"
const char String1[13] = "\nHello World";
void main (void)
  WDTCTL = WDT ADLY 1000; // WDT 1000ms, ACLK, int
 IE1 |= WDTIE; // Enable WDT interrupt
 P4SEL \mid= 0x03; // P4.0,1 = USART1 TXD/RXD
 ME2 |= UTXE1 + URXE1; // Enable USART1 TXD/RXD
 UCTL1 |= CHAR;
                 // 8-bit characters
 UTCTL1 = SSEL0; // BRCLK = ACLK
 UBR01 = 0x03:
                  // 32k/9600=3.41
 UBR11 = 0x00;
 UMCTL1 = 0x04A; // Modulation
 UCTL1 &= ~SWRST; // Release USART state machine
 DMACTL0 = DMAOTSEL 10; // UTXIFG1 trigger
 DMA0SA = (int)String1; // Source block address
 DMAODA = TXBUF1 ; // Destination single address
 DMAOSZ = 0014; // Block size
 DMAOCTL = DMASRCINCR 3 + DMASBDB + DMALEVEL;
// Repeat, inc src
   bis SR register(LPM3 bits + GIE);
// Enter LPM3 w/ interrupts
#pragma vector = WDT VECTOR // Trigger transfer
 interrupt void WDT ISR(void)
                         // Enable
 DMAOCTL |= DMAEN;
```

Repeated Single Transfer Demo

```
MSP430xG461x Demo - DMA0, Repeated Block to P50UT, TACCR2 Trigger
    Description: DMAO is used to transfer a string byte-by-byte as a repeating
    block to P5OUT. Timer A operates continuously with CCR2IFG
    triggering DMAO. The effect is P5.0/5.1 toggling at different frequencies.
    ACLK = 32kHz, MCLK = SMCLK = TACLK = default DCO 1048576Hz
               MSP430xG461x
         71\1
                          XIN|-
                             1 32kHz
          --IRST
                         XOUTI-
                         P5.01-->
                         P5.1|--> LED
    A. Dannenberg/ M. Mitchell
    Texas Instruments Inc.
    October 2006
    Built with IAR Embedded Workbench Version: 3.41A
//*****************************
```