

CPE 323 Intro to Embedded Computer Systems Interrupts (Exceptions)

Aleksandar Milenkovic milenka@uah.edu





Admin






Instruction Execution Stages

- · 1. Instruction Fetch
- · 2 -11- Decoul
- · 3. Operand Fetch
- · 4. Execute
- · 5. Store <u>Fearlts</u>
- · 6. Exception Processing





What are Interrupts?








Sources of Interrupts

-> internal to CPV

-> external (perpherals) >> interrupt








Interrupt Service Routine (ISRs)

PL ISR





What does MSP430 do as a response?




(Exception Processing)

- Final instruction execution
- Push PC + SR
- Select highest provity interrupt
- (IFG 6t for single-source interrupts • 5.
- tead the starting address of the corresponding ISP more into PC from the IVT (interrupt • 6.





Tracking Interrupts? (IFG bits)







Masking Interrupts (IE Bits)


- -> Selective masking
- -> Global mosking (FIE)
- -> NMI Non-Maskable Interrupt






Interrupt Vector Table

© A. Milenkovic









Interrupt Priorities

-> Vectored

-> Fixed provides

(
	`` (`\





Parallel Ports and Interrupts

- P1 and P2 have interrupt capability
- P1IFG
- P1IE
- P1IES
- P2IFG
- P2IE
- P2IES

