#### **CPE 221**

# Chapter 4 – Instruction Set Architecture Breadth and Depth


**Dr. Rhonda Kay Gaede** 




### 4.1 Data Storage 101

- High-level language programmers use <u>variables</u> to represent any type of <u>lata element</u> defined by the programmer (e.g., <u>byk</u>, <u>string</u>, <u>struct</u>). array
- A variable is assigned a <u>name</u> by the programmer. The process of <u>Associating</u> the name of a variable with its storage location is called <u>binding</u>.
- In addition to its name, a <u>vanable</u> has a <u>scope</u> associated with it.
- The scope of a variable defines the range of its <u>visiblity</u> or <u>accessibility</u> within a program.
- For example, a variable declared within a procedure might be visible
  within that procedure but invisible outside the procedure. That is, the
  variable can be accessed inside the procedure, but any attempt to access
  it outside the procedure would result in an <a href="event">event</a>.

### 4.1 Illustration of Scope



### 4.1 An Activation Record (Frame)



- When a language using
   <u>dynamic</u> data storage invokes a
   procedure, it is said to <u>actuate</u>
   the procedure.
- Associated with each procedure and each invocation of a procedure is an <a href="mailto:activation">activation</a> record containing all the information necessary to execute the procedure.
- as a <u>procedure's view</u> of the world.
- Languages that support <u>recomin</u> use dynamic storage because the amount of storage required <u>changes</u> as the program is executed.
- Storage must be allocated at <u>runtime</u>.

#### 4.1 Stack Pointer and Frame Pointer

- RISC processors like the ARM do not have an explicit SP, although <u>ris</u> is used as the ARM's <u>programmer</u> <u>maintained</u> stack pointer by convention.
- The stack pointer always points to the <u>top</u> of the stack.
- The frame pointer points to the base of the curent stack frame.
- The stack pointer may <u>change</u> during the execution of the procedure, but the frame pointer will <u>not</u> <u>change</u>. Data in the stack frame may be accessed with respect to either the stack pointer or the stack frame. By convention, <u>r</u> is used as a frame pointer in <u>RPM</u> environments.


Slide 5 of 69

### 4.1 Multiply\_by\_Adding with Subroutines


```
\muint mpy_ne(int, int)
int abs (int)
 int main() {
   int first = 8;
   int second = -9;
   int result;
   result = mpy ne(first, second);
 int mpy ne (int num1; int num2) {
   int a, b, mult;
   a = abs(num1);
   b = abs(num2);
   mult = 0;
 for (i = 0; i < a; i++)
mult = mult + b;
if (num1 < 0) mult = -mult;</pre>
   if (num2 < 0) mult = -mult;
   return mult;
 int abs(int x){
   if (x < 0) x = -x;
   return x;
```

#### 4.1 Multiply By Adding w Negative

```
AREA MULTIPLY BY ADDING WNEG, CODE, READONLY
             r1, num1
       LDR
                                    ; Put num1 in r1.
       LDR r2, num2
                                    ; Put num2 in r2.
                             Put l'result in 19
       ADR r9, result
       MOV r3, #0
                            ; Set r3 to 0, it will hold the result.
       TEQ r1, #0
                           ; Compare first num to 0
       BEO done
                           ; If first num is 0 done, result = 0.
       TEO r2, #0
                         ; Compare second numto 0
           done
                            ; If second numis 0, done, result = 0.
      BEO
           r1, #0
       CMP
       RSBMI r4, r1, #0
             r2, #0
       CMP
      (RSBMI r5, r2, #0
             r3, r3, r5
adding
       ADD
                           ; Add num2.
       SUBS ) r4, r4, #1
                            ; Decrement r4, the abs of num1.
      NBEQ
            adjust
                            ; If r4 = 0, done adding, go to adjust.
             adding
                            ; Otherwise, need to add again.
       MOVS
adjust
             r1, r1
                         ; Done adding, now adjust result.
       RSBMI r3, r3, #0
                            ; If num2 negative, negate result.
       MOVS r2, r2
       RSBMI r3, r3, #0
                            ; If num1 negative, negate result.
       STR r3, [r9]
done
       DCD -8
num1
                                   ; Give num1 a value
num2 DCD -9
                                   ; Give num2 a value
result
       SPACE 4
       END
```




16 MOV fp, sp





two inputs

sp, sp #12

SUB SP, SP, #8 STR STR 57R SUB STR STR











52 PUSH {lr}

store link register
value before
value before
branching and linking











abs routme one input one output, one own on make room on



100 STR r1, [fp, #-4]

Store argument for abs



Push (1r)


Push (1r)


Push (nk register

before branching


linking


and







220	STR	r0,	[fp,	#-8]
	5to	ore ilue	re to	m abs









228	POP	{pc}	
1	kes Structure	NON.	at 108




112 MOV sp, fp

release space abs
allocated for abs







124 MOV fp, sp


Having Stored the


Having by adding


multiply by adding


fp, establish


fp, establish

















R0 R1 R3 R4 R5






220 STR r0, [fp, #-8]





restore old roby value of roby by adding




228 POP {pc}

return
abs







adjust frame
pointer to by
multiply fp
adding




#### Multiply\_by\_Adding Stack Contents



# Multiply\_by\_Adding Stack Contents



#### Multiply\_by\_Adding Stack Contents



sp -

fp

44 MOV sp, fp

releasing
allocated
space

#### 4.1 Swap – Pass by Reference, C++

```
void swap (int*, int*);
                   bx address
void main (void)
 int x = 2, y = 3;
swap (&x, &y); /* swap x and y */
void swap (int *a, int *b)
  int temp;
            ×a data
 temp = *a;
  *a = *b;
 *b = temp;
```

#### 4.1 Swap – Call by Reference, ASM

```
VOM
             sp, #0x00000000
                                Initialize the stack pointer(0)
             fp, #0xFFFFFF00
                                Initialize the frame pointer (4)
      VOM
                              ; Go to main(8)
             main
      PUSH
                              ; Store old frame pointer value(12)
             {fp}
                              ; Set frame pointer for swap (16)
      MOV
             fp, sp
             sp, sp, #4
                              ; Allocate space for temp (20)
      SUB
      LDR
             r1, [fp, #4]
                              ; Get address of parameter a (24)
      LDR
             r2, [r1]
                              ; Get value of parameter a (28)
      STR
                              ; Store a in temp in stack frame (32)
             r2, [fp, #-4]
     LDR
             r0, [fp, #8]
                              ; Get address of parameter b (36)
     LDR
                              ; Get value of parameter b (40)
             r3, [r0]
      STR
            r3, [r1]
                              ; store parameter b in parameter a (44)
     LDR
STR
            r3, [fp, #-4]
                             ; Get temp from stack frame (48)
             r3, [r0]
                              ; Store temp in b (52)
     MOV
                              ; Collapse stack frame (56)
             sp, fp
                              ; Restore previous frame pointer (60)
      POP
             {fp}
     MOV
            pc, lr
                             ; Return from swap (64)
main
     PUSH
           {fp}
                              ; Store old frame pointer value (68)
     MOV
                              ; Set frame pointer for main (72)
             fp, sp
             sp, sp, #8
      SUB
                              ; Allocate space on stack (76)
     ADR <
            r6, x
                              ; Put &x in r6 (80)
             r6, [fp, #-4]
                              ; Store &x on the stack (84)
      STR
                              ; Put &y in r6 (88)
     ADR
             r6, y
      STR
             r6, [fp, #-8]
                              ; store &y on the stack (92)
      BL
                             ; Go to stack (96)
             swap
                            ; Collapse frame (100)
     MOV
             sp, fp
                              ; Restore old frame pointer (104)
     POP
             {fp}
Stop B
             Stop
     DCD
X
     DCD
```

0 MOV sp, #0x0000000

Address	Meaning	Value
FFFF FFE8		
FFFF FFEC		
FFFF FFFO		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC		

64 PUSH {fp}

PUSH 2 steps sp = sp - 4 M[sp] = fp

Address	Meaning	Value
FFFF FFE8		
FFFF FFEC		
FFFF FFFO		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC	original fp	OXPFFF PF00

fp = OxPFFFFFC

68 MOV fp, sp

Address	Meaning	Value
FFFF FFE8		
FFFF FFEC		
FFFF FFFO		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC	original Ep	0xPPPF PF00

fp->5p-=


72 SUB sp, sp, #8

Make room for two input input parameters
prior two
to out aters
infortame,
Pur

	Address	Meaning	Value
	FFFF FFE8		
	FFFF FFEC		
	FFFF FFFO		
sp->	FFFF FFF4		
	FFFF FFF8		
£ →	FFFF FFFC	original sp	OXFPPF PF00

Slide 45 of 69

80 STR r6, [fp, #-4]



	Address	Meaning	Value
	FFFF FFE8		
	FFFF FFEC		
	FFFF FFFO		
51 ->	FFFF FFF4		
	FFFF FFF8	& 7C	112
€ ->	FFFF FFFC	original Sp	OXPFFF FF00

88 STR r6[fp, #-8]

Write	end	
M	<i>,</i>	for
Par	sto	CH.

	Address	Meaning	Value
	FFFF FFE8		
	FFFF FFEC		
	FFFF FFFO		
り	FFFF FFF4	&y	116
	FFFF FFF8	Lx	112
5	FFFF FFFC	original fo	OXPPPF PFCO

Slide 47 of 69

8 PUSH {fp}

	Address	Meaning	Value	
	FFFF FFE8			
	FFFF FFEC			
SP ->	FFFF FFF0	main fp	OXFFFF FF FC	main
•	FFFF FFF4	& s	110	·
	FFFF FFF8	l x	112	
fp ->	FFFF FFFC	original fo	OXFFFF FF00	

12 MOV fp, sp

	Address	Meaning	Value
	FFFF FFE8		
	FFFF FFEC		
€	FFFF FFF0	main fp	OXFAPF PFFC
	FFFF FFF4	69	116
	FFFF FFF8	Lx	112
	FFFF FFFC	original fo	OXFPAF PROD

Then your parties of and pointer and content of a start.

You may also store
the return address in
the return address in
the link register instead

Slide 49 of 69

16 SUB sp, sp, #4

making for tem	DOW
for tem	٢

	Address	Meaning	Value
	FFFF FFE8		
SP>	FFFF FFEC		
swap Gp ->	FFFF FFFO	main fp	DX PEFF FFFC
5007 7	FFFF FFF4	ly	116
	FFFF FFF8	8 x	112
	FFFF FFFC	onginal sp	OXPPPF FFOOD

28 STR r2, [fp, #-4]

	Address	Meaning	Value
	FFFF FFE8		
sp ->	FFFF FFEC	temp place for y	3
fo ->	FFFF FFF0	main fo	OXPEFF FAFC
\	FFFF FFF4	& vs	116
	FFFF FFF8	& 7x	112
	FFFF FFFC	original fp	OXPREF FROM

52 MOV sp, fp

			,
	Address	Meaning	Value
	FFFF FFE8		
	FFFF FFEC	temp	3
>	FFFF FFFO	main FD	OXFFFF FFFC
	FFFF FFF4	l d	116
	FFFF FFF8	8 %	112
	FFFF FFFC	original Ap	OXPPFF PFCES

POI FP FP = MI SP = SP	5p] 56	POP {fp}	fp = Ox1	APP PARC
	Address	Meaning	Value	
	FFFF FFE8			
	FFFF FFEC	Jemp	3	
	FFFF FFF0	main fo	OXPER PEPE	
SP ->	FFFF FFF4	& cs	116	
<b>J</b> (	FFFF FFF8	8 x	112	
fo ->	FFFF FFFC	original fp	OXFFFF PFOO	

96 MOV sp, fp

Address	Meaning	Value
FFFF FFE8		
FFFF FFEC	Lemp	3
FFFF FFFO	main fo	DXPPPF PPFC
FFFF FFF4	du	116
FFFF FFF8	8 x	112
FFFF FFFC	original fo	OXPPFF PPOO

i=0; a=b/c; a=b/c; a=b/c; a=b/c; b=0 (fp) b=0

Address	Meaning	Value
FFFF FFE8		
FFFF FFEC	temo	3
FFFF FFFO	Man	DXFFFF FFFC
FFFF FFF4	<b>&amp;</b> y	116
FFFF FFF8	l &x	112
FFFF FFFC	original fo	OXFFFF FFOO

Sp = 0000

Sp ->

#### 4.2 Exception Overview


- Exceptions are like <u>subroutnes</u> that are jammed into code at <u>runtime</u>.
- Exceptions use <u>call</u> and <u>return</u> mechanisms similar to
   <u>submutures</u>; the major difference being that the <u>call</u> address is supplied by the <u>hardware</u>.
- Typically, a processor decodes the exception <u>type</u> and reads a <u>pointer</u> that indicates the start of the exception handling routine. Some processors save the <u>current</u> <u>status</u> <u>word</u> plus the return address because an exception <u>should</u> <u>not</u> <u>alter</u> the processor status.
- As well as <u>interrupts</u>, there are <u>page</u> <u>fault</u> interrupts due to <u>memons</u> <u>access</u> errors, <u>operating</u> <u>system</u> calls, <u>illegal</u> <u>instruction</u> exceptions, and <u>divide</u> <u>by</u> <u>zeo</u> exceptions. Exceptions are invariably handled by <u>operating</u> <u>system</u> software.
- Some processors change their <u>operating</u> mode when an exception occurs. This mode can be a <u>privileged</u> mode in which certain operations are forbidden in order to protect the <u>integrity</u> of the <u>operating</u> <u>suctem</u>.

#### 4.2 Privileged Modes and Exceptions

- Exceptions are events that force the computer to stop normal processing and to invoke a program called an <u>exception</u> <u>hander</u> (operating system).
- An ARM processor has several operating modes described below.
- The <u>five lower</u> <u>order</u> bits of the <u>CPSR</u> define the current mode. The normal operating mode is the <u>user</u> mode. A switch between modes takes place whenever an <u>interrupt</u> or <u>exception</u> occurs. Each of these modes has its own <u>saved</u> program status register, <u>SPSR</u>, which is used to hold the current <u>CPSR</u> when the exception occurs.
- Different modes have different stack pointer and link registers.

<b>Operating Mode</b>	CPSR[4:0]	Use	Register Bank
User	10000	Normal user model	user
	10001	Fast interrupt processing	_fiq
TROJ SPSK- I	10010	Interrupt processing	_irq
SVC SPSKE	JC 10011	Software interrupt processing	_svc
Abort	10111	Processing memory faults	_abt
Undef	11011	Undefined instruction processing	_und
System	11111	Operating system	user

#### 4.2 Switching Modes Fast – Register Banks



- Registers in dark blue are banked and associated with specific modes.
- Registers r13 and r14 are replicated in each of the operating modes; for example, if a supervisor exception occurs, the new registers r13 and r14 are called r13\_SVC and r14\_SVC, respectively.

#### 4.2 ARM Exception Handling

- When an exception occurs, the ARM processor completes the <u>current</u> instruction (unless the instruction <u>execution</u> <u>itself</u> was the cause of the exception) and then enters an exception-processing mode. The sequence of events that then takes place is:
  - The operating  $\underline{\text{mode}}$  is changed to the mode corresponding to the exception; for example, an interrupt request would select the  $\underline{\text{TW}}$  mode.
  - The <u>address</u> of the instruction <u>following</u> the point at which the exception occurred is copied into register r14; that is, the exception is treated as a type of subroutine call and the <u>return</u> <u>address</u> is preserved in the <u>link</u> <u>requister</u>.
  - The current value of the current processor status register, CPSR, is saved in the <u>SPSR</u> of the <u>New mode</u>; for example if the exception is an <u>Interrupt</u> request, CPSR gets saved in <u>SPSR. TRQ</u>. It is necessary to save the current processor status because an exception must not be allowed to modify the processor status.

    USER OPERATING OPERATING OPERATING USER (CPSR & SPSR)

#### 4.2 ARM Exception Vectors

- Interrupt requests are <u>disabled</u> by setting bit 7 of the <u>CFSR</u>. If the current exception is a fast <u>for the</u> interrupt request, further the current exception is a fast the contains an instruction that is CFSR.

  Each <u>location</u> in the exception table contains an instruction that is CFSR.
- Each \_\_\_\_\_\_ in the exception \_\_\_\_\_\_ table\_ contains an instruction that is contained and contained and

TABLE 4.2	<b>Exception Vectors</b>
I / I DEL TIE	Exception vectors

Exception	Mode	Vector Address
Reset	SVC	Branch to reset hardler
Undefined instruction	UND	banda topolynde fined hardle
Software interrupt (SWI)	SVC	0x00000008 — =
Prefetch abort (instruction fetch memory fault)	Abort	01
Data abort (data access memory fault)	Abort	0x00000010 — 🚪
IRQ (normal interrupt)	IRQ	0x00000018 — Befus
FIQ (fast interrupt)	FIQ	0x000001C — ౖౖ

#### 4.2 ARM Return from Exception


- After the exception has been dealt with by a suitable handler, it is necessary
  to <u>return</u> to the point at which the exception was called (of course, if the
  exception was <u>fatal</u> a <u>return</u> is no longer possible).
- In order to <u>return</u> from an exception, the information that defines the preexception mode must be restored; that is, the <u>program</u> <u>counter</u> and <u>CPSR</u>.
- Unfortunately, returning from an exception is not as trivial a matter as it might seem. If you restore the <u>PC</u> first, you are still in the <u>exception</u> <u>handling</u> mode. On the other hand, if you restore the <u>processor</u> <u>stakes</u> first, you are no longer within the exception-handling routine and there is <u>no</u> way to restore the <u>CPSR</u>.

You need both to happen at the same time so we have special instructions that take care of this.

#### 4.3 MIPS: Another RISC

•	MIPS is a RISC architecture developed by John Hennessy at University in 1980 to exploit the best aspects of RISC philosophy in an efficientbit processor.
•	MIPS has gone through several generations and is available in bit versions. MIPS is important because it has been widely used to support the teaching of computer architecture.
•	MIPS makes an interesting contrast with the ARM processor. MIPS is found in a wide range of and applications and in some ; for example,
•	MIPS has a classicbit and ISA and registers. Register r0 is unusual because it holds a and cannot be changed. This is an important feature of MIPS because it allows the programmer easy access to

#### 4.3 MIPS: Instruction Formats



# 4.3 MIPS: R-type and I-type Instructions

•	The instruction provides a data processing operation. The most significant difference between MIPS and ARM processors is that MIPS can specify one of registers, whereas ARM provides only registers.
•	A typical instruction is MIPS lacks two important ARM processor mechanisms, and the ability to the
•	The instruction has abit field to provide a in operations like or an offset in addressing modes. Thebit literal which may be signed or unsigned permitting a range of to + or to The literal cannot be scaled.
•	A typical operation is MIPS appends an i to the to indicate literal, whereas the ARM processor uses the symbol to prefix literal. These differences refer to the assembler grammar and not the ISA of the processors

#### 4.3 MIPS: 32-bit Constants and J-type Instructions

•	Because MIPS uses 16-bit literals, depositing abit word into a register is easily done by loading literals.
•	A instruction,, deposits a 16-bit literal into the 16-bits of a register and clears the
	register with loads
•	A logical with a 16-bit immediate operand can now be used to access the lower-order 16 bits; for example, will set to
•	The instruction format is and provides abit literal that is used to construct a branch
•	Because MIPS is word (32-bit) oriented, the branch offset is shifted left

twice before using it to provide a 28-bit byte range of 256 Mbytes.

## 4.3 MIPS: Registers, Load, Store, Addressing

•	The MIPS register set is conventional and, apart from $r0$ that is fixed at 0 has no registers .
•	MIPS assembly language uses rather than as the name of registers.
•	MIPS and instructions are (load word) and (store word). Addressing modes are minimal and MIPS provides only a with addressing mode; for example implements .

 MIPS lacks the complex addressing modes of CISCs and the ARM processor's block move instructions. However, direct memory addressing is possible if you use register r0 (because that forces a 16-bit absolute address), and program counter-relative addressing is supported.

#### 4.3 MIPS: Conditional Branches

- MIPS handles conditional branches in a markedly different way from the ARM processor.
- Recall that an ARM processor branch depends on the state of processor
   \_\_\_\_\_ set or cleared by a previous instruction.
- MIPS provides \_\_\_\_\_ compare and branch instructions; for example, \_\_\_\_\_ compares the contents of register r1 with r2 and branches to \_\_\_\_\_ on \_\_\_\_\_.
- MIPS lacks the set of 16 conditional branches provides by CISC processors (and the ARM processor) and implements only

```
beq $1,$2 ;Branch on equal
bne $1,$2 ;Branch on not equal
blez $1,$2 ;Branch on less than or equal to zero
bgtz $1,$2 ;Branch on greater than zero
```

#### 4.3 MIPS: Set on Condition Instruction

- An interesting MIPS instruction is the set on condition; for example, the
  \_\_\_\_\_ instruction \_\_\_\_\_ performs the test
  \_\_\_\_\_ and then sets \_\_\_\_ to \_\_\_ if the test is true and to \_\_\_ if
  the test is false.
- This turns a Boolean condition into a value in a register that can later be used by a conditional branch or as a data value in an operation.
- A typical example of the use of slt is

There is also an sltu operation that performs the same operation on numbers, and slti and sltui versions that have operands.

#### 4.3 MIPS: Data Processing Instructions

MIPS data processing operations are generally very similar to the ARM processor's data processing instructions.

One small difference is that MIPS provides \_\_\_\_\_\_ shift instructions
that provide either a \_\_\_\_\_ length shift with a \_\_\_\_\_ shift field, or
a \_\_\_\_\_ shift with a \_\_\_\_\_ shift field; for example,