

CPE 323: MSP430 Timers

Aleksandar Milenkovic

Electrical and Computer Engineering The University of Alabama in Huntsville

milenka@ece.uah.edu

http://www.ece.uah.edu/~milenka

Outline

- Watchdog Timer
- **TimerA**



TimerA

MSP430xG461x Microcontroller




Figure 1-1. Functional Block Diagram – MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN

- Primary function: WDT operation
 - Performs a controlled-system restart after a software problem occurs
 - If the selected time interval expires, a system reset is generated
- Secondary function (if WDT functionality is not needed)
 - Can work as an interval timer, to generate an interrupt after the selected time interval


Watchdog Timer Watchdog Demo

TimerA

Counting Modes Capture & Compare



WTD Block WDTCNT – 32-bit counter (not visible from SW)



Clock sources: ACLK, SMCLK





WDT StartUp Conditions

- **Important: It Powers Up Active**
- After a PUC, WDT is automatically configured in the watchdog mode with an initial 32768 clock cycle reset interval using the DCOCLK
- => User must setup or halt the WDT prior to the expiration of the initial reset interval



Watchdog Mode

- Expiration of the selected time interval, sets
 WDTIFG and triggers a PUC
 => reset vector interrupt is sourced, and
 WDT goes to its default configuration
- Security key violation does the same
- WDTIFG can be used by the reset ISR to determine source of reset
 - If the flag is set, then WDT initiated the reset condition either by timing out or by a security key violation
 - If WDTIFG is cleared, the reset was caused by a different source



Interval Mode

- Interval mode: WDTTMSEL is set to 1
- In this mode, the WDT provides periodic interrupts
- WDTIFG is set at the expiration of the selected time interval (no PUC is generated this time)
- If the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt
 - The interrupt vector address in interval timer mode is different from that in watchdog mode
- The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software



WDT_A Registers

Register	Short Form	Register Type	Address	Initial State
Watchdog timer control register	WDTCTL	Read/write	0120h	06900h with PUC
SFR interrupt enable register 1	IE1	Read/write	0000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	0002h	Reset with PUC†

† WDTIFG is reset with POR

Offset	Acronym	Register Name	Type	Access	Reset	Section
00h	WDTCTL	Watchdog Timer Control	Read/write	Word	6904h	Section 16.3.1
00h	WDTCTL_L		Read/write	Byte	04h	
01h	WDTCTL_H		Read/write	Byte	69h	

- Contains control bits to configure WDT plus the RST/NMI pin
- It is a 16-bit password-protected read/write register (WORD PERIPHERAL)
 - Writes must include the write password 05Ah in the upper byte
 - Otherwise it is a security key violation and triggers a PUC system reset regardless of timer mode
 - Reads of WDTCTL reads 069h in the upper byte

Ī	15	14	13	12	11	10	9	8
	7	6	5	4	3	2	1	0
	WDTHOLD	WDTSSEL		WDTTMSEL	WDTCNTCL		WDTIS	
	rw-0	rw-0	rw-0	rw-0	r0(w)	rw-1	rw-0	rw-0

Watchdog Timer Watchdog Demo TimerA Counting Modes Capture & C



WDTCTL Register

15	14	13	12	11	10	9	8
WDTPW							
7	6	5	4	3	2	1	0
WDTHOLD	WDTSSEL		WDTTMSEL	WDTCNTCL		WDTIS	
rw-0	rw-0	rw-0	rw-0	r0(w)	rw-1	rw-0	rw-0

Bit	Field	Туре	Reset	Description		
15-8	WDTPW	RW	69h	Watchdog timer password. Always read as 069h. Must be written as 5Ah; if any other value is written, a PUC is generated.		
7	WDTHOLD	RW	0h	Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. 0b = Watchdog timer is not stopped. 1b = Watchdog timer is stopped.		
6-5	WDTSSEL	RW	0h	Watchdog timer clock source select 00b = SMCLK 01b = ACLK 10b = VLOCLK 11b = X_CLK; VLOCLK in devices that do not support X_CLK		
4	WDTTMSEL	RW	Oh	Watchdog timer mode select 0b = Watchdog mode 1b = Interval timer mode		
3	WDTCNTCL	RW	Oh	Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000h. WDTCNTCL is automatically reset. 0b = No action 1b = WDTCNT = 0000h		
2-0	WDTIS	RW	4h	Watchdog timer interval select. These bits select the watchdog timer interval to set the WDTIFG flag and/or generate a PUC. 000b = Watchdog clock source /(2³¹) (18h:12m:16s at 32.768 kHz) 001b = Watchdog clock source /(2²²) (01h:08m:16s at 32.768 kHz) 010b = Watchdog clock source /(2²³) (00h:04m:16s at 32.768 kHz) 011b = Watchdog clock source /(2¹³) (00h:00m:16s at 32.768 kHz) 100b = Watchdog clock source /(2¹⁵) (1 s at 32.768 kHz) 101b = Watchdog clock source /(2¹³) (250 ms at 32.768 kHz) 110b = Watchdog clock source /(2²³) (15.625 ms at 32.768 kHz) 111b = Watchdog clock source /(2⁵) (1.95 ms at 32.768 kHz)		



ALABAMA IN HUNTSVILLE

IE1, IFG1

IE1, Interrupt Enable Register 1

Bits

7	6	5	4	3	2	1	0
			NMIIE				WDTIE
			rw-0				rw-0

7-5 NMIIE Bit 4 NMI interrupt enable. This bit enables the NMI interrupt. Because other bits instructions. Interrupt not enabled Interrupt enabled Bits 3-1 WDTIE Bit 0

in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B These bits may be used by other modules. See device-specific data sheet. Watchdog timer interrupt enable. This bit enables the WDTIFG interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. Interrupt not enabled Interrupt enabled

These bits may be used by other modules. See device-specific data sheet.

IFG1, Interrupt Flag Register 1

3-1

Bit 0

WDTIFG

	7	6	5	. 4	3	2	1	0
				NMIIFG				WDTIFG
ď				rw-(0)	I.			rw-(0)

	Bits 7-5	These bits may be used by other modules. See device-specific data sheet.
NMIIFG	Bit 4	NMI interrupt flag. NMIIFG must be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear NMIIFG by using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. O No interrupt pending Interrupt pending
	Bits	These bits may be used by other modules. See device-specific data sheet.

	chdog timer interrupt flag. In watchdog mode, WDTIFG remains set until
rese	t by software. In interval mode, WDTIFG is reset automatically by
serv	icing the interrupt, or it can be reset by software. Because other bits in
IFG1	may be used for other modules, it is recommended to clear WDTIFG by
using	g BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.
0	No interrupt pending
4	links now sink in a self-in as



WDT Demo: Blinking LED1 (Lab7 D1.c)

```
* File:
               Lab7 D1.c (CPE 325 Lab7 Demo code)
               Blinking LED1 using WDT ISR (MPS430F5529)
 Function:
 Description: This C program configures the WDT in interval timer mode,
               clocked with the ACLK clock. The WDT is configured to give an
               interrupt for every 1s. LED1 is toggled in the WDT ISR
               by xoring P1.0. The blinking frequency of LED1 is 0.5Hz.
              MSP-EXP430F5529 (includes 32-KHZ crystal on XT1 and
 Board:
                                4-MHz ceramic resonator on XT2)
 Clocks:
              ACLK = XIN-XOUT = 32768Hz, MCLK = SMCLK = DCO = default (~1MHz)
              An external watch crystal between XIN & XOUT is required for ACLK
                           MSP430F5529
                                           32kHz crystal
                     -- RST
                                     XOUT | -
                                     P1.0 --> LED1(RED)
* Input:
               None
               LED1 blinks at 0.5Hz frequency
* Output:
              Aleksandar Milenkovic, milenkovic@computer.org
 Author:
               Prawar Poudel
 Date:
               December 2008
```

Watchdog Demo TimerA Counting Modes Capture & Compare TimerA Demos

WDT Demo: Blink LED (WDT Interval)



WDT Demo: Blinking LED1 (Lab7 D2.c)

```
Lab7 D2.c (CPE 325 Lab7 Demo code)
 File:
              Toggling LED1 using WDT ISR (MPS430F5529)
 Function:
 Description: This C program configures the WDT in interval timer mode,
              clocked with SMCLK. The WDT is configured to give an
              interrupt for every 32ms. The WDT ISR is counted for 32 times
               (32*32.5ms ~ 1sec) before toggling LED1 to get 1 s on/off.
              The blinking frequency of LED1 is 0.5Hz.
              ACLK = XT1 = 32768Hz, MCLK = SMCLK = DCO = default (~1MHz)
 Clocks:
              An external watch crystal between XIN & XOUT is required for ACLK
                           MSP430xF5529
                                           32kHz
                     -- IRST
                                     XOUT -
                                     P1.0 | --> LED1(RED)
 Input:
              None
* Output:
              LED1 blinks at 0.5Hz frequency
              Aleksandar Milenkovic, milenkovic@computer.org
* Author:
              Prawar Poudel
 Date:
              December 2008
```

WDT Demo: Blinking LED1 (Lab7 D2.c)

```
#include <msp430.h>
void main(void)
   WDTCTL = WDT_MDLY_32;
                                 // 32ms interval (default)
                                  // Set P1.0 to output direction
   P1DIR |= BIT0;
   SFRIE1 |= WDTIE;
                                  // Enable WDT interrupt
   BIS SR(LPM0 bits + GIE); // Enter LPM0 with interrupt
}
// Watchdog Timer interrupt service routine
#pragma vector=WDT VECTOR
 interrupt void watchdog timer(void) {
   static int i = 0;
   i++;
   if (i == 32) {
                                 // 31.25 * 32 ms = 1s
       P10UT ^= BIT0;
                                  // Toggle P1.0 using exclusive-OR
                                  // 1s on, 1s off; period = 2s, f = 1/2s = 0.5Hz
       i = 0;
```

Blinking LED1 Using SW Polling (Lab7_D3.c)

```
* File:
             Lab7 D3.c (CPE 325 Lab7 Demo code)
               Blinking LED1 using software polling.
* Function:
 Description: This C program configures the WDT in interval timer mode and
               it is clocked with ACLK. The WDT sets the interrupt flag (WDTIFG)
               every 1 s. LED1 is toggled by verifying whether this flag
               is set or not. After it is detected as set, the WDTIFG is cleared.
               ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default (2^20 Hz)
 Clocks:
               An external watch crystal between XIN & XOUT is required for ACLK
                           MSP430F5529
                                      XIN -
                                           32kHz
                                     XOUT | -
                                     P1.0 | --> LED1(RED)
 Input:
               None
 Output:
               LED1 blinks at 0.5Hz frequency
* Author:
               Aleksandar Milenkovic, milenkovic@computer.org
* Revised by: Prawar Poudel
```



Blinking LED1 Using SW Polling

```
#include <msp430.h>
void main(void)
   WDTCTL = WDT_ADLY_1000; // 1 s interval timer
   P1DIR |= BIT0;
                                     // Set P2.2 to output direction
   for (;;) {
       // Use software polling
       if ((SFRIFG1 & WDTIFG) == 1) {
           P10UT ^= BIT0;
           SFRIFG1 &= ~WDTIFG; // Clear bit WDTIFG in IFG1
```

Timer_A


- General-purpose timer in MSP430
- Features

Watchdog Timer

- 16-bit counter with 4 operating modes
- Selectable and configurable clock source
- Three (five, seven) independently configurable capture/compare registers with configurable inputs
- Three (five, seven) individually configurable output modules with 8 output modes
- Multiple, simultaneous, timings; multiple capture/compares; multiple output waveforms such as PWM signals; and any combination of these
- Interrupt capabilities
 - Each capture/compare block individually configurable



Timer_A Block Diagram



Timer Block (TAR)

> Capture & compare channels (TACCRx)



Timer A Organization

- Timer block (TAR)
 - up/down counter with a choice of clock sources that can be prescaled (divided)
 - TAIFG is raised when the counter returns to 0
- Capture & compare channel
 - Capture: we capture an input, which means record the "time" (value in TAR) at which the input changes in TACCRn; the input can be internal (from another peripheral or SW) or external
 - Compare: the current value of TAR is compared to the value stored in TACCRn and the output is updated when they match; the output can be either internal or external
 - Request an interrupt on either capture or compare or by setting its CCIFG flag (e.g., from SW)
 - Sample an input at a compare event; useful if TimerA is used for serial communication



Timer A Organization (cont'd)

- Single Timer block, multiple Capture&Compare channels
 - We may have multiple Timer_A modules that can operate on independent time bases
- Use HW (TimerA) for more precise timing and reserve software for the less critical tasks
- TACCRO is special
 - Used for UP and UP/DOWN mode and cannot be used for usual functions
 - Has its own interrupt vector with a higher priority than the other interrupts from TimerA, which all share a common vector





Г	MCx Mode		Description
Г	00	Stop	The timer is halted.
	01	Up	The timer repeatedly counts from zero to the value of TACCR0.
	10	Continuous	The timer repeatedly counts from zero to 0FFFFh.
	11	Up/down	The timer repeatedly counts from zero up to the value of TACCR0 and back down to zero.


Stop/Halt Mode

Watchdog Timer

Timer is halted with the next +CLK











UP Mode

Counts up: o, 1, ... TACCRo, o, 1 ... (period is (TACCRo+1)Tclk











Continuous Mode

Counts up: 0, 1, ...oxFFFF, 0, 1 ... (period is (2^16)Tclk




Use of CM





Up/Down Mode


Counts up: 0, 1, ... TACCRo, TACCRo-1, ... 2, 1, 0, 1, ... (period is (2*TACCRo)Tclk








Counter







Capture and Compare Block





TimerA

TACCTLn: Capture Control

- **CMx** (Capture Mode)
 - 00 disabled
 - 01 positive edge
 - 10 negative edge
 - 11 both edges
- **CCISx** (Capture Input Select)
 - 00 CCInA (outside timer)
 - 01 CCInB (outside timer)
 - 10 Gnd (pointless, but allows captures from SW)
 - 11 Vdd (pointless, but allows captures from SW)
 - (for SW-triggered captures: use CMx=11, set CCIS1=1, and toggle CCIS0)
 - **SCS** synchronizer bit ensures synchronization with the timer clock (SHOULD always be set)
 - Race conditions: the selected input changes at the same time as the timer clock
- **CCI** –the state of the selected input can be read at any time from SW
 - **OUT-** For output mode 0, this bit directly controls the state of the output

15	14	13	12	11	10	9	8
CMx CC		elSx	scs	SCCI	Unused	CAP	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	4	3	2	1	0
OUTMODx			CCIE	ccı	OUT	cov	CCIFG
			l .			1	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)





TACCTLn: Capture Control

- CAP: Capture mode
 - 0 Compare mode
 - 1 Capture mode

							_	
	15	14	13	12	11	10	9	8
	c	Мх	co	elSx	scs	SCCI	Unused	CAP
-	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
	7	6	5	4	3	2	1	0
		OUTMODx		CCIE	ccı	оит	cov	CCIFG
Ī	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)


- Capture: TAR is copied into TACCRn, the channel flag CCIFGn is set, and a maskable interrupt is requested if bit CCIE in TACCTLx is set
- COV: Capture Overflow (next capture occurs before the TACCRn has been read following the previous event)



TimerA

Capture Signal Synchronization

- The capture signal can be asynchronous to the timer clock and cause a race condition
- => Setting the SCS bit synchronizes the capture with the next timer clock





TACCTLn: Compare Mode

						_	
15	14	13	12	11	10	9	8
СМх		CCISx		scs	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
							_
7	6	5	4	3	2	1	0
OUTMODx CCIE				CCI	OUT	cov	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

- Compare mode: produces an output and an interrupt at the time stored in TACCRn
- Actions when TAR reaches value in TACCRn
 - Internal EQU is set
 - CCIFGn flag is set and an interrupt is requested if enabled
 - Output OUTn is changed according to the mode set in OUTMODx bits in **TACCTLn**
 - Input signal to the capture HW, CCI, is latched into the SCCI bit
- Use compare mode to trigger periodic events on other peripherals (e.g., DAC, ADC)




Output Mode


- **OUTMODx:** Output mode
 - 000 OUT bit value
 - 001 Set
 - 010 Toggle/reset
 - 011 Set/reset
 - 100 Toggle
 - 101 Reset
 - 110 Toggle/set
 - 111 Reset/set








Output Modes (CONT Counter Mode)






TimerA Demos

Output Modes (UP/DOWN Counter Mode)



TimerA

Capture Example (CONT Mode)



Example shows three independent HW event captures. CCRx "stamps" time of event - Continuous-Mode is ideal.




Watchdog Timer

TimerA



PWM (UP Mode)




Output Mode 4: PWM Toggle Example shows three different asymmetric PWM-



Timings generated with the Up-Mode

PWD (UP/DOWN Mode)



Example shows Symmetric PWM Generation - Digital Motor Control

CPE 323 Intro to Embedded Computer Systems



Watchdog Timer

Interrupts

- Sources: when TAIFG and CCIFG bit in each TACCTLn is set (CCIFGn for short)
- TACCRO interrupt is privileged (has higher priority than others) and has its own vector **TIMERAO VECTOR** (single source)
- TIMERA1 VECTOR is shared by the others (TAIFG + CCIFGx, x=1,2, ...) (multi source)
- Inspecting individual flags can take a lot of time in the ISR => Timer A uses TAIV – interrupt vector register to identify the source of the interrupt rapidly
- When one or more of the shared and enabled interrupts is set, TAIV is loaded with the value that corresponds to the highest priority



ISRs

```
; Interrupt handler for TACCRO CCIFG.
                                                     Cycles
CCIFG 0 HND
                ; Start of handler Interrupt latency 6
         RETI
; Interrupt handler for TAIFG, TACCR1 and TACCR2 CCIFG.
                            ; Interrupt latency
TA HND
         . . .
               &TAIV, PC ; Add offset to Jump table
         ADD
         RETI
                            ; Vector 0: No interrupt
               CCIFG 1 HND ; Vector 2: TACCR1
         JMP
         JMP
                CCIFG 2 HND ; Vector 4: TACCR2
         RETI
                            ; Vector 6: Reserved
         RETI
                            ; Vector 8: Reserved
TAIFG HND
                            ; Vector 10: TAIFG Flag
                            ; Task starts here
         RETI
                                                         5
CCIFG 2 HND
                           ; Vector 4: TACCR2
                            ; Task starts here
                            ; Back to main program
         RETI
CCIFG 1 HND
                            ; Vector 2: TACCR1
                            ; Task starts here
                            ; Back to main program
         RETI
```

TAIV

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0	0		TAIVx		0
r0	r0	r0	r0	r-(0)	r-(0)	r-(0)	r0

TAIVx

Bits 15-0 Timer_A interrupt vector value

TAIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	No interrupt pending	_	
02h	Capture/compare 1	TACCR1 CCIFG	Highest
04h	Capture/compare 2	TACCR2 CCIFG	
06h	Capture/compare 3 [†]	TACCR3 CCIFG	
08h	Capture/compare 4 [†]	TACCR4 CCIFG	
0 A h	Timer overflow	TAIFG	
0Ch	Reserved	_	
0Eh	Reserved	_	Lowest

† Timer1_A5 only



Timer_A Registers

Register	Short Form	Register Type	Address	Initial State
Timer_A control Timer0_A3 Control	TACTL/ TA0CTL	Read/write	0160h	Reset with POR
Timer_A counter Timer0_A3 counter	TAR/ TAOR	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0 Timer0_A3 capture/compare control 0	TACCTL0/ TA0CCTL	Read/write	0162h	Reset with POR
Timer_A capture/compare 0 Timer0_A3 capture/compare 0	TACCR0/ TA0CCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1 Timer0_A3 capture/compare control 1	TACCTL1/ TA0CCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1 Timer0_A3 capture/compare 1	TACCR1/ TA0CCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2 Timer0_A3 capture/compare control 2	TACCTL2/ TA0CCTL2	Read/write	0166h	Reset with POR
Timer_A capture/compare 2 Timer0_A3 capture/compare 2	TACCR2/ TA0CCR2	Read/write	0176h	Reset with POR
Timer_A interrupt vector Timer0_A3 interrupt vector	TAIV/ TAOIV	Read only	012Eh	Reset with POR



Demo #1 (CCR0, CONT, TIMERA0)

```
MSP430xG46x Demo - Timer A, Toggle P5.1, TACCRO Cont. Mode ISR, DCO SMCLK
11
   Description: Toggle P5.1 using software and TA 0 ISR. Toggles every
   50000 SMCLK cycles. SMCLK provides clock source for TACLK. During the
   TA 0 ISR, P5.1 is toggled and 50000 clock cycles are added to TACCRO.
   TA 0 ISR is triggered every 50000 cycles. CPU is normally off and
   used only during TA ISR.
   ACLK = 32.768kHz, MCLK = SMCLK = TACLK = Default DCO
//
//
            MSP430xG461x
11
      71\1
//
                      XIN | -
//
                             32kHz
//
       -- | RST
                     XOUT | -
11
11
                     P5.1 | -->LED
//
   K. Quiring/ M. Mitchell
   Texas Instruments Inc.
   October 2006
   Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//**********************************
```

Watchdog Timer Watchdog Demo TimerA Counting Modes Capture & Compare TimerA Demos



Demo #1 (CCR0, CONT, TIMERA0)

```
#include <msp430xG46x.h>
void main(void)
  volatile unsigned int i;
                                            // Stop WDT
  WDTCTL = WDTPW +WDTHOLD;
  FLL CTLO |= XCAP14PF;
                                            // Configure load caps
  // Wait for xtal to stabilize
  do
                                            // Clear OSCFault flag
  IFG1 &= ~OFIFG;
  for (i = 0x47FF; i > 0; i--);
                                            // Time for flag to set
                                            // OSCFault flag still set?
  while ((IFG1 & OFIFG));
  P5DIR |= 0x02;
                                             // P5.1 output
                                            // TACCR0 interrupt enabled
  TACCTL0 = CCIE;
  TACCR0 = 50000;
  TACTL = TASSEL 2 + MC 2;
                                            // SMCLK, continuous mode
  BIS SR(LPM0 bits + GIE);
                                            // Enter LPM0 w/ interrupt
// Timer A0 interrupt service routine
#pragma vector=TIMERA0 VECTOR
  interrupt void Timer A (void)
  P5OUT ^= 0x02;
                                            // Toggle P5.1
  TACCR0 += 50000;
                                             // Add Offset to TACCR0
```

Demo #2 (CCR0, UP)

```
MSP430xG46x Demo - Timer A, Toggle P5.1, TACCR0 Up Mode ISR, DCO SMCLK
11
   Description: Toggle P5.1 using software and TA 0 ISR. Timer A is
   configured for up mode, thus the timer overflows when TAR counts
   to TACCRO. In this example, TACCRO is loaded with 20000.
   ACLK = 32.768kHz, MCLK = SMCLK = TACLK = Default DCO
//
//
            MSP430xG461x
      71\1
                     XIN | -
                            32kHz
//
       --|RST
                    XOUT | -
11
//
                    P5.1|-->LED
   K. Quiring/ M. Mitchell
   Texas Instruments Inc.
// October 2006
   Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//***************************
```





Demo #2 (CCR0, UP)

```
#include <msp430xG46x.h>
void main(void) {
 volatile unsigned int i;
                                             // Stop WDT
  WDTCTL = WDTPW +WDTHOLD;
                                             // Configure load caps
  FLL CTL0 |= XCAP14PF;
  // Wait for xtal to stabilize
  do {
                                               // Clear OSCFault flag
    IFG1 &= ~OFIFG;
   for (i = 0x47FF; i > 0; i--);
                                               // Time for flag to set
                                             // OSCFault flag still set?
  while ((IFG1 & OFIFG));
                                             // P5.1 output
  P5DIR |= 0 \times 02;
                                             // TACCRO interrupt enabled
  TACCTL0 = CCIE;
  TACCR0 = 20000;
  TACTL = TASSEL 2 + MC 1;
                                             // SMCLK, up mode
  BIS SR(LPM0 bits + GIE);
                                             // Enter LPM0 w/ interrupt
// Timer A0 interrupt service routine
#pragma vector=TIMERA0 VECTOR
 interrupt void Timer A (void) {
  P5OUT ^= 0x02;
                                             // Toggle P5.1 using exclusive-OR
```

Demo #3 (Overflow ISR)

```
MSP430xG46x Demo - Timer A, Toggle P5.1, Overflow ISR, DCO SMCLK
//
   Description: This program toggles P5.1 using software and the Timer A
   overflow ISR. In this example an ISR triggers when TA overflows.
   Inside the ISR P5.1 is toggled. Toggle rate is 16Hz when using default
   FLL+ register settings and an external 32kHz watch crystal.
   ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = default DCO = 32 x ACLK = 1048576Hz
   //* An external watch crystal between XIN & XOUT is required for ACLK *//
//
//
            MSP430xG461x
//
//
      71\1
                     XIN | -
11
                         | 32kHz
//
       --|RST
                     XOUT | -
//
//
                     P5.1|-->LED
//
   K. Quiring/ M. Mitchell
   Texas Instruments Inc.
   October 2006
   Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
//***************************
```

Demo #3 (Overflow ISR)

```
#include <msp430xG46x.h>
void main (void)
  volatile unsigned int i;
  WDTCTL = WDTPW +WDTHOLD;
                                            // Stop WDT
                                            // Configure load caps
  FLL CTL0 |= XCAP14PF;
  // Wait for xtal to stabilize
  do
  IFG1 &= ~OFIFG;
                                            // Clear OSCFault flag
  for (i = 0x47FF; i > 0; i--);
                                            // Time for flag to set
  while ((IFG1 & OFIFG));
                                            // OSCFault flag still set?
 FLL CTL0 |= XCAP14PF;
                                            // Configure load caps
                                            // Set P5.1 to output direction
  P5DIR |= 0x02;
 TACTL = TASSEL 2 + MC 2 + TAIE;
                                            // SMCLK, cont. mode, interrupt
                                            // Enter LPM0 w/ interrupt
  BIS SR(LPMO bits + GIE);
// Timer A3 Interrupt Vector (TAIV) handler
#pragma vector=TIMERA1 VECTOR
  interrupt void Timer A (void)
  switch ( TAIV )
                                            // TACCR1 not used
    case 2: break;
    case 4: break;
                                            // TACCR2 not used
    case 10: P5OUT ^= 0x02;
                                            // overflow
             break;
```