

CPE 323 Intro to Embedded Computer Systems MSP430 Instruction Set Architecture

Aleksandar Milenkovic milenka@uah.edu





Admin

- HW.1
- -. Qu12.02





MSP430 Instruction Set Architecture

- 1. Types of ISA (16, 16-bit GPRs, R0=PC, R1=SP, R2=SR, R3=CG)
- 2. Memory View (byte addressable, 16-bit word aligned, little-endian)
- 3. Data Types (8-bit, 16-bit numbers)
- 4. Instruction Set
- 5. Addressing Modes
- 6. Instruction Encoding
- 7. Exceptions





Review: Address Specifiers (As, Ad)

As/Ad	Addressing Mode	Syntax	Description
00/0	Register mode	Rn	Register contents are operand
01/1	Indexed mode	X(Rn)	(Rn + X) points to the operand. X is stored in the next word.
01/1	Symbolic mode	ADDR	(PC + X) points to the operand. X is stored in the next word. Indexed mode X(PC) is used.
01/1	Absolute mode	&ADDR	The word following the instruction contains the absolute address. X is stored in the next word. Indexed mode X(SR) is used.
10/-	Indirect register mode	@Rn	Rn is used as a pointer to the operand.
11/-	Indirect autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions.
11/-	Immediate mode	#N	The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used.







Instruction Formats/

Double-operand

• Single-operand

Jumps









Double Operand Instructions

	Mnemonic	S-Reg,	Operation	Status Bits				
		D-Reg		٧	N	Z	С	
-)	MOV(.B)	src,dst	$src \rightarrow dst$	-	-	-	-	
•	ADD(.B)	src,dst	$\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$	*	*	*	*	
	ADDC(.B)	src,dst	$src + dst + C \rightarrow dst$	*	*	*	*	
	SUB(.B)	src,dst	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*	
	SUBC(.B)	src,dst	$dst + .not.src + C \to dst$	*	*	*	*	
0.00	CMP(.B)	src,dst	dst - src	*	*	*	*	
recinal mob	DADD(.B)	src,dst	$src + dst + C \to dst (decimally)$	*	*	*	*	
MDD	BIT(.B)	src,dst	src .and. dst	0	*	*	*	
	BIC(.B)	src,dst	.not.src .and. dst \rightarrow dst	-	-	-	-	
	BIS(.B)	src,dst	src .or. dst → dst	-	-	_	-	
	XOR(.B)	src,dst	$\text{src .xor. dst} \to \text{dst}$	*	*	*	*	
	AND(.B)	src,dst	src .and. dst \rightarrow dst	0	*	*	*	




- The status bit is affected
- The status bit is not affected
- The status bit is cleared
- The status bit is set





Single Operand Instructions

	Mnemonic	S-Reg,	Operation	Status Bits			
	1	D-Reg		V	N	z	С
Rotate - right throng Carry	RRC(.B)	dst	$C \to MSB \to \dots LSB \to C$	*	*	*	*
o carry	RRA(.B)	dst	$MSB \to MSB \to LSB \to C$	0	*	*	*
0	PUSH(.B)	src	$SP - 2 \rightarrow SP$, $src \rightarrow @SP$	-	-	_	-
	SWPB	dst	Swap bytes	-	-	_	-
<i>→</i>	CALL	dst	$SP-2 \rightarrow SP, PC+2 \rightarrow @SP$	-	-	-	-
			$dst \to PC$				
-7	RETI		$TOS \rightarrow SR, SP + 2 \rightarrow SP$	*	*	*	*
			$TOS \rightarrow PC, SP + 2 \rightarrow SP$				
	SXT	dst	Bit 7 → Bit 8Bit 15	0	*	*	*





The status bit is affected

The status bit is not affected


The status bit is cleared

The status bit is set





Jump Instructions










add: dst <- dst + src



• add.b r5, r7









$$V = \mathcal{T}$$






addc: : dst <- dst + src + C

• addc.b r5, r7

r5 0x42CE

r7 0x200F





• addc.w r5, r7

r5

0x42CE

r7

0x200F

62DE





dadd: dst <- dst + src + C (decimally)</pre>

- dadd.b r5, r7
- C=1

r5 0x4247

r7 x0203

0051


• dadd.w r5, r7

r5 0x4247

r7

0x0203

4451



9001 9297 0203 4451

$$C = \phi$$



sub: dst <- dst + #src + 1

17 < r7 - rs • sub.b r5, r7;

0x42CE r5

• sub.w r5, r7

r5


r7

9/2/2020

0x0245



BD31



© A. Milenkovic



NAC: 00 11 000 1

Ox (E

1100 1110



bit: src AND dst

LaCASA

- bit.b r5, r7
 - r5 0x42CE
 - r7 x0245
- bit.w r5, r7

- r5 0x42CE
- r7 0x0245


no changes



1100 1110 0 100 010 1

0x024









bis: $dst \leftarrow src OR dst$

• bis.b r5, r7

bitwise.

0x42CE r5

x0245

0,00 (

• bis.w r5, r7

r7

r5

0x42CE

0x0245 **r7**





xor: $dst \leftarrow src XOR dst$

• xor.b r5, r7

Z=0 10001011 N=1

0x00 8B


• xor.w r5, r7





and: dst ← src AND dst

• and.b r5, r7



• and.w r5, r7









• rrc.b(r7)


r7 0x45A8 C 1

7 0x0004 c0

rrc.w r7

0x45A8 C 1

r7 0xA2D4 c



45 AB: 0100 0101 1010 1000 1 1010 0010 11010100 0





rra: rotate right arithmetically

rra.b r7


r7 0x45A8 C 1

7 0x0024 c

rra.w r7

r7 0x45A8 C 1

r7 C






push, swpb


push r7

- **r7**
- 0x45A8

SP=SP-2 M[SP]=R7

swpb r7











call

call #mysub



SreSr-2 MISPJ & PC PC < # MYSUB








reti

• reti







Exceptions

- Asynchronous (triggered by in hardware)
- Synchronous (triggered in software, e.g., call OS function)
- Handled in Interrupt Service Routines or ISRs
 - Similar to subroutines, but no input or output parameters
- Exception processing
 - Occurs at the end of each instruction
 - Sequence of steps taken in hardware once interrupts (exceptions) are pending to determine which interrupts are pending and which one to service





HW structures for exceptions

- Interrupt Flag Registers: keep track of pending requests
- Interrupt Enable Register: allow for selective enabling/disabling of MASKABLE interrupts (control whether CPU sees them or not)
- Global Interrupt Enable (GIE) sits in SR (R2): disables all maskable interrupts
- Interrupt Vector Table: sits at the top of first 64 KB of address space and contains starting addresses of ISRs (defined by programmer/compiler)



Exception Processing (all steps are carried in hw)

- Finish current instruction
- Push PC and SR onto the stack
- Clear SR (exits low-power mode if CPU was in the one)
- If multiple interrupts are pending (more than one IFG bit is set),
 determine the highest priority one that is not masked to be served
 - Priority is determined by entries in IVT
- If single-source interrupt is serviced clear its IFG bit
- Read the starting address of the ISR from its entry in IVT and move it to PC (now you are in the ISR)

9/2/2020 © A. Milenkovic 25