MSP430 Instruction Set

Double Operand Instructions




Figure 6-22. MSP430 Double-Operand Instruction Format

Table 6-4. MSP430 Double-Operand Instructions

Musmonia	S-Reg,	Operation		Status	Bits ⁽¹⁾	
Mnemonic	D-Reg	Operation	v	V N	Z	С
MOV(.B)	src,dst	src → dst	_	_	_	_
ADD(.B)	src,dst	$src + dst \rightarrow dst$	*	*	*	*
ADDC(.B)	src,dst	$src + dst + C \rightarrow dst$	*	*	*	*
SUB(.B)	src,dst	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBC(.B)	src,dst	$dst + .not.src + C \rightarrow dst$	*	*	*	*
CMP(.B)	src,dst	dst - src	*	*	*	*
DADD(.B)	src,dst	$src + dst + C \rightarrow dst (decimally)$	*	*	*	*
BIT(.B)	src,dst	src .and. dst	0	*	*	Z
BIC(.B)	src,dst	.not.src .and. $dst \rightarrow dst$	-	-	-	-
BIS(.B)	src,dst	$src.or.dst\todst$	-	_		_
XOR(.B)	src,dst	$\operatorname{src} .\operatorname{xor.} \operatorname{dst} \to \operatorname{dst}$	*	*	*	Z
AND(.B)	src,dst	$src.and.dst \rightarrow dst$	0	*	*	Z

^{(1) * =} Status bit is affected.

MSP430: 16, 16-bit registers

R3 - Constant generator

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Ор	-code			S-l	Reg		Ad	B/W		As		D-F	Reg	

As	Ad	Addressing Mode	Syntax	Description
00	0	Register Mode 20	Rn	Register contents are operand
01	1	Indexed Mode 🕴	X(Rn)	(Rn + X) points to the operand. X is stored in the next word
01	1	Symbolic Mode 14	ADDR	(PC + X) points to the operand. X is stored in the next word. Indexed Mode X(PC) is used
01	1	Absolute Mode + /	&ADDR	The word following the instruction contains the absolute address.
10	0.50	Indirect Register to	@Rn	Rn is used as a pointer to the operand
11	-	Indirect to Autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards
11	9=9	Immediate Mode +1	#N	The word following the instruction contains the immediate constant N. Indirect Autoincrement Mode @PC+ is used

⁼ Status bit is affected.

= Status bit is not affected.
0 = Status bit is cleared.
R0 - Program counter
R1 - Stack pointer (SP)
R2 - Status register (SR)

^{1 =} Status bit is set.

Single Operand Instructions




Figure 6-23. MSP430 Single-Operand Instructions

Table 6-5. MSP430 Single-Operand Instructions

Mnemonic	S-Reg,	Operation	Status Bits ⁽¹⁾					
Willemonic	D-Reg	Operation	V N Z		Z	С		
RRC(.B)	dst	$C \to MSB \to \!\!\! \dots \!\!\! \dots \!\!\! LSB \to C$	0	*	*	*		
RRA(.B)	dst	$MSB \to MSB \to LSB \to C$	0	*	*	*		
PUSH(.B)	src	$SP - 2 \to SP,src \to SP$	_	_	_	_		
SWPB	dst	bit 15bit 8 ↔ bit 7bit 0	_	_	_	_		
CALL	dst	Call subroutine in lower 64KB	_	_	_	_		
RETI		$TOS \to SR, SP + 2 \to SP$	*	*	*	*		
		$TOS \to PC, SP + 2 \to SP$						
SXT	dst	Register mode: bit $7 \rightarrow$ bit 8bit 19 Other modes: bit $7 \rightarrow$ bit 8bit 15	0	*	*	Z		

^{(1) * =} Status bit is affected.

Jump Instructions



Figure 6-24. Format of Conditional Jump Instructions

Table 6-6. Conditional Jump Instructions

Mnemonic	S-Reg, D-Reg	Operation			
	D-Reg		decimal	hexadecimal	binary
JEO, JZ	Label	Jump to label if zero bit is set	0	0	0000
2,			1	1	0001
JNE, JNZ	Label	Jump to label if zero bit is reset	1 2 3	2	0010
one, one	24501	Camp to labor il Zoro Sit lo rocci	3	3	0011
JC	Label	Jump to label if carry bit is set	5	4	0100
00	Eaber Unified laber in early bit is set		5	0101	
JNC	Label Jump to label if carry bit is reset	6	6	0110	
ONC	Label	Jump to laber it carry bit is reset	7	7	0111
JN	Label	Jump to label if negative bit is set	8	8	1000
OIN	Label	Jump to laber if flegative bit is set	9	9	1001
JGE	Label	lump to lobal if (N. VOD. \/) = 0	10	A	1010
UGE	Label	Jump to label if $(N .XOR. V) = 0$	11	В	1011
TT	اماما	luman to label if (N. VOD. V) = 1	12	c	1100
JL	Label Jump to label if (N .XOR. V) = 1	13	D	1101	
TMD	DATE L	Lancon to take Lancon Program III.	14	E	1110
JMP	Label	Jump to label unconditionally	15	F	1111

^{- =} Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.

Emulated Instructions

Table 6-7. Emulated Instructions

lu atuu ati au	Evalenation	Fl.ski s	Status Bits ⁽¹⁾					
Instruction	Explanation	Emulation -	V	N Z	С			
ADC(.B) dst	Add Carry to dst	ADDC(.B) #0,dst	*	*	*	*		
BR dst	Branch indirectly dst	MOV dst,PC	_	-	-	_		
CLR(.B) dst	Clear dst	MOV(.B) #0,dst	_	-	-	_		
CLRC	Clear Carry bit	BIC #1,SR	_	_	_	0		
CLRN	Clear Negative bit	BIC #4,SR	_	0	_	_		
CLRZ	Clear Zero bit	BIC #2,SR	_	_	0	_		
DADC(.B) dst	Add Carry to dst decimally	DADD(.B) #0,dst	*	*	*	*		
DEC(.B) dst	Decrement dst by 1	SUB(.B) #1,dst	*	*	*	*		
DECD(.B) dst	Decrement dst by 2	SUB(.B) #2,dst	*	*	*	*		
DINT	Disable interrupt	BIC #8,SR	_	_	_	_		
EINT	Enable interrupt	BIS #8,SR	_	_	_	_		
INC(.B) dst	Increment dst by 1	ADD(.B) #1,dst	*	*	*	*		
INCD(.B) dst	Increment dst by 2	ADD(.B) #2,dst	*	*	*	*		

Table 6-7. Emulated Instructions (continued)

Instruction	Explanation	Emulation —	Status Bits ⁽¹⁾					
mstruction	Explanation	Elliulation —	V N Z		С			
INV(.B) dst	Invert dst	XOR(.B) #-1,dst	*	*	*	*		
NOP	No operation	MOV R3,R3	-	-	-	-		
POP dst	Pop operand from stack	MOV @SP+,dst	-	-	-	_		
RET	Return from subroutine	MOV @SP+,PC	-	-	_	_		
RLA(.B) dst	Shift left dst arithmetically	ADD(.B) dst,dst	*	*	*	*		
RLC(.B) dst	Shift left dst logically through Carry	ADDC(.B) dst,dst	*	*	*	*		
SBC(.B) dst	Subtract Carry from dst	SUBC(.B) #0,dst	*	*	*	*		
SETC	Set Carry bit	BIS #1,SR	-	-	-	1		
SETN	Set Negative bit	BIS #4,SR	-	1	-	_		
SETZ	Set Zero bit	BIS #2,SR	_	_	1	_		
TST(.B) dst	Test dst (compare with 0)	CMP(.B) #0,dst	0	*	*	1		

^{* =} Status bit is affected.
- = Status bit is not affected.
0 = Status bit is cleared.
1 = Status bit is set.