

Nolan Anderson

CPE 322


Dr. Detwiler

19 April 2021


Simulation Assignment

This document contains my submission for the simulation assignment, problems 1-6. They will be separated into 6 different sections with code and answers to the questions provided in the document.

Section 1 – Ring Oscillator




Non-blocking output (inv [8:0])




Blocking output (inv [8:0])

As you can see, the blocking output leads to no information being taken in after the first set. I stays the same the whole time.(code for this problem is on page 3).



Non-blocking output (inv [9:0])




Blocking output (inv [9:0])

WHAT HAPPENS TO THE z OUTPUT WITH 10 INVERTERS?

I get the same output when I do 10 bits, doesn't seem to like it. This is because the number of inverters has to be even.

WHAT IS THE REPORTED DIFFERENCE BETWEEN CURSORS ON TWO CONSECUTIVE RISING EDGES? 3600ps

Section 2 – Hazard Detection




The bottom line is my output. There is one hazard right before 20000ps, and I used brute force. The hazard is on A when going from 1110 to 0110, but it does not work the other way.

```
C: > Users > scout > iCloudDrive > School > Current > 322 Simulation

1  `timescale 1ns/1ps
2  module hazard (input a, b, c, d, output z);
3      wire w1;
4      wire w2;
5      wire w3;
6      wire w4;
7
8      nor #(1) a1 (w1, d, ~a);
9      nor #(1) a2 (w2, a, c);
10     nand #(1) a3 (w4, a, b);
11     or #(1) a4 (w3, w1, w2);
12     nand #(1) a5 (z, w3, w4);
13 endmodule
14
```


Section 3 – Rule for Verilog




Does it hold the Q output low, as required?

- No, as you can see, there are multiple examples where the Q output does not remain low.

Modified JKFF module: As you can see, the output remains low on clear being high.



Section 4 – FSM Coding




At 40nsec, Sh goes high when N goes high.

```
28 `timescale 1ns/1ps
29 module FSM(input N, input rst, input clk, output reg Sh);
30     reg [1:0] state;
31     reg [1:0] next ;
32
33     always @(state, N) begin
34         case(state)
35             0: begin
36                 next <= N? 1:0;
37                 Sh <= N? 1:0;
38             end
39             1: begin
40                 next <= 2;
41                 Sh <= 1;
42             end
43             2: begin
44                 next <= 3;
45                 Sh <= 1;
46             end
47             default: begin
48                 next <= 0;
49                 Sh <= 1;
50             end
51         endcase
52     end
53
54     always @(posedge clk) begin
55         if (rst)
56             state <= 0;
57         else
58             state <= next;
59         end
60 endmodule
```

This is the code I generated for #4

Section 5 – Verilog 6:1 MUX



As you can see, there are 6 distinct patterns on the output.
Here is the code that I generated for the 6:1 MUX:

```
1  `timescale 1ns/1ps
2  module MUX(input [5:0] I, [2:0] S, output reg O);
3      always @ (I or S) begin
4          case(S)
5              3'b000 : O = I[0];
6              3'b001 : O = I[1];
7              3'b010 : O = I[2];
8              3'b011 : O = I[3];
9              3'b100 : O = I[4];
10             3'b101 : O = I[5];
11             3'b110 : O = I[2];
12             3'b111 : O = I[3];
13             default : O = I[0];
14         endcase
15     end
16 endmodule
```

Section 6 – Delays

Waveform screenshot at time $t = 0$ and 100 ns. I will refrain from providing code as it was provided in the assignment document.




Figure 6.1: Output at $t = 0$ ns, $I = 0$, X , Y , Z are unknown.




Figure 6.2: Output at 100 ns, $I = 0$, X , Y , $Z = 1$.