

CPE 323 Intro to Embedded Computer Systems SPI Serial Communication

Aleksandar Milenkovic milenka@uah.edu






Admin





MSP430FG4618 Block Diagram







Communication

- Part of big 4
 - sense
 - process (compute)
 - store (memory)
 - communicate (UI, networks, ...)
- Communication in embedded systems
 - Between integrated circuits on PCB (e.g., μ C \leftrightarrow sensors)
 - Between development platform and a workstation
 - Between embedded systems





Types of Communication

- Wired vs. wireless
- Serial vs. parallel
- Synchronous vs. asynchronous
- Unidirectional (simplex) vs.
 bidirectional (half-duplex and full-duplex)





Serial Communication in MSP430

- Communication protocols
 - UART (Universal Asynchronous Receiver/Transmitter)
 - SPI (Serial Parallel Interface)
 - I²C (Inter Integrated Circuit)
 - Infrared
- Peripheral devices
 - USCI Universal Serial Communication Interface
 - USI Universal Serial Interface
 - USART Universal Synchronous/Asynchronous Receiver/Transmitter






SPI – Serial Peripheral Interface

• 4-wire vs. 3-wire

Signals

- SCLK
- MOSI/SIMO
- MISO/SOMI
- -SS


(de-facto. - -



Sevial Clock

Data live: Mexter Out Slave In / Slave In Huster Out Duta live: Maxter In Steve Out / Slave Out Maxter In

Slave sclect







Data Transmission

Syrchronous, Sevial


Master Slave | Memory | SCLK | Memory | Memory | Memory | Memory | Memory | Memory | Miso |

- 1. Configure itself as Master device
- 2. Configure clock (make sure the selected S device can work at that frequency)
- 3. Optionally, select the slave device (SS#)✓
- Transmission
 Each SPI clock: a full-duplex transmission occurs (M: sends a bit on MOSI, receive a bit from MISO)

- 1. Configure itself as Slave device
- 2. If selected (SS# active) and SCLK is active Each SPI clock: S: sends a bit on MISO, receive a bit from MOSI)







▶ Set UCxTXIFG






USCI

UCMODEx	UCxSTE Active State	UCxSTE	Slave	Master
0.4	Link	0	inactive	active
01	high	1	active	inactive
10	low	0	active	inactive
10	low	1 /	inactive	active






SPI Master Mode








SPI Slave Mode







SPI Timing: Clock Polarity and Phase





UCAXCTLO, UCAXCTL1 & LaCASÃ








Table 37-3. UCAxCTL0 Register Description

Bit	Field	Туре	Reset	Description
7	UCCKPH	RW	Oh	Clock phase select 0b = Data is changed on the first UCLK edge and captured on the following edge. 1b = Data is captured on the first UCLK edge and changed on the following edge.
6	UCCKPL	RW	0h	Clock polarity select 0b = The inactive state is low. 1b = The inactive state is high.
5	UCMSB	RW	Oh	MSB first select. Controls the direction of the receive and transmit shift register. Ob = LSB first TD = MSB first
4	UC7BIT	RW	0h	Character length. Selects 7-bit or 8-bit character length. 0b = 8-bit data 1b = 7-bit data
3	UCMST	RW	Oh	Master mode select 0b = Slave mode 1b = Master mode
2-1	UCMODEX	RW	Oh (USCI mode. The UCMODEx bits select the synchronous mode when UCSYNC = 1. 00b = 3-pin SPI 01b = 4-pin SPI with <u>UCxSTE</u> active high: Slave enabled when UCxSTE = 1 10b = 4-pin SPI with UCxSTE active low: Slave enabled when UCxSTE = 0 11b = I ² C mode
0	UCSYNC	RW	0h	Synchronous mode enable Ob = Asynchronous mode 1b = Synchronous mode

7	6	5	4	3	2	1	0
UCS	SSELx			Reserved			UCSWRST
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

Can be modified only when UCSWRST = 1.

Table 37-4. UCAxCTL1 Register Description

Bit	Field	Туре	Reset	Description
7-6	UCSSELX	RW	Oh	USCI clock source select. These bits select the BRCLK source clock in master mode. UCxCLK is always used in slave mode. 00b = Reserved 01b = ACLK 10b = SMCLK 11b = SMCLK
5-1	Reserved	RW	0h	Reserved. Always write as 0.
0	UCSWRST	RW	1h	Software reset enable 0b = Disabled. USCI reset released for operation. 1b = Enabled. USCI logic held in reset state.

BRI Figure 37-7. UCAxBR0 Register

7	6	5	4	3	2	1	0
			UCI	BRx			
rw	rw	rw	rw	rw	rw	rw	rw

Can be modified only when UCSWRST = 1.

Table 37-5. UCAxBR0 Register Description

Bit	Field	Туре	Reset	Description	
7-0	UCBRx	RW	undefine d	Bit clock prescaler low byte. The 16-bit value of (UCAxBR0 + UCAxBR1 × 250 forms the prescaler value UCBRx. f_BICLIOCK = f_BRCLK / UCBRX	
			1	If UCBRX = Q f _{BitClock} = f _{BRCLK}	

11/18/2020 © A. Milenkovic 14





USCI Interrupts




Table 37-11. UCAxIE Register Description

Bit	Field	Туре	Reset	eset Description	
7-2	Reserved	R	0h	Reserved. Always reads as 0.	
1	UCTXIE	RW	0h	Transmit interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled	
0	UCRXIE	RW	0h	Receive interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled	

Figure 37-14. UCAxIFG Register

					•		
7	6	5	4	3	2	1	0
	Reserved						UCRXIFG
r-0	r-0	r-0	r-0	r-0	r-0	rw-1	rw-0

Table 37-12. UCAxIFG Register Description

Bit	Field	Туре	Reset	Description
7-2	Reserved	R	0h	Reserved. Always reads as 0.
1	UCTXIFG	RW	1h	Transmit interrupt flag. UCTXIFG is set when UCAxTXBUF empty. 0b = No interrupt pending 1b = Interrupt pending
0	UCRXIFG	RW	Oh	Receive interrupt flag. UCRXIFG is set when UCAxRXBUF has received a complete character. 0b = No interrupt pending 1b = Interrupt pending





Table 37-13. UCAxIV Register Description

Bit	Field	Туре	Reset	Description
15-0	UCIVx	R	0h	USCI interrupt vector value
				00h = No interrupt pending
				02h = Interrupt Source: Data received; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest
				04h = Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG; Interrupt Priority: Lowest









Multiple Slaves: Independent Configuration

- SS for each S device
- One is active at a time







11/18/2020 © A. Milenkovic 16





Multiple Slaves: Daisy-Chained SPI Bus








LaCASA

Problem: Setup SPI link between two boards

- Master: Send printable characters to slave over SPI link, verify the received character from the slave (should be equal to previously sent one), send the character to UART
- Slave: Echo a character received back
- Block diagram



11/18/2020 © A. Milenkovic 18






Master Code

```
* File:
              SPI Master.c
* Function:
              Send printable characters to SPI-Slave device
 Description: This program sends one by one character to SPI-Slave device
               .. and receives data back from the slave device.
               .. If the expected data is received, LED1 is turned ON
               .. .. else LED1 is turned OFF
               All the characters received from the slave device are sent to UART
               .. using USCIA1 (no UART-USB connections required,
               .. works through JTAG)
 Instruction: Set the following parameters in putty/hyperterminal
* Port:
               COMx
* Baud rate:
              115200
* Data bits:
* Parity:
               None
* Stop bits:
* Flow Ctrl:
              None
* ACLK = ~32.768kHz, MCLK = SMCLK = DCO ~ 1048kHz. BRCLK = SMCLK/2
```





Master Code







Master: Configure SPI link

```
#include <msp430.h>
unsigned char MST_Data;
unsigned char temp;
void setup_master_SPI() {
    P3SEL |= BIT3+BIT4;
                                              // P3.3,4 option select
    P2SEL |= BIT7;
                                              // P2.7 option select
   UCA0CTL1
             = UCSWRST;
                                              // **Put state machine in reset**
    UCAOCTLO |= UCMST+UCSYNC+UCCKPL+UCMSB;
                                               // 3-pin, 8-bit SPI master
                4 outer
                                                 Clock polarity high, MSB
                                                 SMCLK
  >UCA0CTL1 |= UCSSEL_2;
    UCAOBRO = OxO2;
    UCAOBR1 = 0;
   UCAOMCTL = 0;
                                               // No modulation
    UCA0CTL1 &= ~UCSWRST;
                                               // **Initialize USCI state machine**
    UCA0IE |= UCRXIE;
                                               // Enable USCI A0 RX interrupt
```





Master: Configure UART





Master: Main

```
int main(void) {
  -volatile unsigned int
   WDTCTL = WDTPW+WDTHOLD;
                                              // Stop watchdog timer
   P1DIR = 0x05;
                                              // Set P1.0&2 to output direction
   P10UT = 0x04;
                                              // Set P1.0 for LED1
                                              // Set P1.2 for slave reset
    setup_master_SPI();
    setup_UART_application();
                                              // Now with SPI signals initialized
   P10UT &= ~0x04;
    delay cycles(100);
    P10UT | = 0x04;
                                              // reset slave
    __delay_cycles(10000);
                                              // Wait for slave to initialize
    MST_Data = '0';
                                               // Initialize data values
   while (!(UCA0IFG&UCTXIFG));
                                              // USCI A0 TX buffer ready?
   UCAOTXBUE = MST Data;
                                              // Transmit first character
    __bis_SR_register(LPM0_bits + GIE);
                                              // CPU off, enable interrupts
```





Master: USCI SPI ISR

```
#pragma vector=USCI A0 VECTOR
       interrupt void USCI A0 ISR(void) {
          switch( even in range(UCA0IV,4)) {
              case 0: break;
                                                       // Vector 0 - no interrupt
              case 2:
                                                       // Vector 2 - RXIFG
                  while (!(UCA0IFG&UCTXIFG));
                                                       // USCI A0 TX buffer ready?
                  temp = UCAORXBUF;
                                                       // Test for correct character RX'd
                  if (temp==MST Data-1,)
                                                       // .. the correct value is data sent in prev cycle
                      P10UT = 0x01;
                                                       // If correct, light LED
                  else
                      P10UT &= ~0x01;
                                                       // If incorrect, clear LED
                  MST Data++;
                                                       // Increment data to send nextcycle
                  while(!(UCA1IFG&UCTXIFG));
                                                       // Wait until TXBUF is ready
                  UCA1TXBUF = temp;
                                                          TXBUF <-- RXBUF
                  if(MST Data>126)
                      MST Data = 33;→
                  UCA0TXBUF = MST_Data;
                                                       // Send next value
                    delay_cycles(100000);
                                                       // Add time between transmissions to
                                                       // make sure slave can process information
                  break:
              case 4: break;
                                                       // Vector 4 - TXIFG
              default: break:
11/18/2
```






Slave: Header





Slave: Header







Slave: Main

```
#include <msp430.h>
int main(void) {
    WDTCTL = WDTPW+WDTHOLD;
                                              // Stop watchdog timer
    P1DIR |= BIT0;
                                              // LED to indicate start of program
    P10UT |= BIT0;
                                              // .. will toggle in every character receive
    while(!(P2IN&0x80));
                                              // If clock sig from mstr stays low,
                                              // it is not yet in SPI mode
    P3SEL |= BIT3+BIT4; 7
                                              // P3.3,4 option select
    P2SEL |= BIT7;
                                              // P2.7 option select
    UCA0CTL1 |= UCSWRST;
                                              // **Put state machine in reset**
   UCA0CTL0 |= UCSYNC+UCCKPL+UCMSB;
                                              // 3-pin, 8-bit SPI slave,
                                              // Clock polarity high, MSB
                                              // **Initialize USCI state machine**
    UCAOCTL1 &= ~UCSWRST;
    UCA0IE |= UCRXIE;
                                              // Enable USCI A0 RX interrupt
    __bis_SR_register(LPM4_bits + GIE); // Enter LPM4, enable interrupts
```





Slave USCI ISR

```
// Echo character
#pragma vector=USCI A0 VECTOR
__interrupt void USCI_A0_ISR(void) {
    switch(__even_in_range(UCA0IV,4)) {
        case 0:break;
                                              // Vector 0 - no interrupt
        case 2:
                                              // Vector 2 - RXIFG
            while (!(UCA0IFG&UCTXIFG));
                                              // USCI A0 TX buffer ready?
                                              // Toggle P1.0 for every character received
            P10UT ^= BIT0;
                                              // .. this will be sent in next cycle of reception
            UCAOTXBUF | UCAORXBU
            break;
        case 4:break;
                                              // Vector 4 - TXIFG
        default: break;
```