

#### CPE 323

# Intro to Embedded Computer Systems MSP430 Instruction Set Architecture

Aleksandar Milenkovic

milenka@uah.edu





## Admin


- -> Quiz 16
- -> HW. 1 -> U412 2






#### MSP430 Instruction Set Architecture

- 1. Types of ISA (16, 16-bit GPRs, R0=PC, R1=SP, R2=SR, R3=CG)
- 2. Memory View (byte addressable, 16-bit word aligned, little-endian)
- 3. Data Types (8-bit, 16-bit numbers)
- 4. Instruction Set
- 5. Addressing Modes
- 6. Instruction Encoding
- 7. Exceptions









#### Accumulator

### Register/memory










MSP430 Registers

- 16, 16-bit repriers
  Program Counter (20, PC) RD- RIC
  Stack town
- · R1 Stack tointer (RI,SP)
- R2 Status Regimer (R2, SR) R3 Constant Generton






# Memory

A: 0x 45,72


- Address space 2^16 bytes
- Byte addressable, can read 16-bit words from memory
- Words are aligned in memory: start at even addresses
- Little-endian placement policy
- Flash (ROM): Contains code and constants (read-only)
- RAM: Random Access Memory (stack, heap)
- I/O address space








# Memory








### MSP430 Stack



0007

- · LIFO Last In First Out
- SP points to last full location
- Grows toward lower addresses

PUSH PS PUSH #2



0600






## **Data Types**

• Instructions operating on bytes: suffix .b

Instructions operating on words: suffix .w






**Instruction Formats** 


LaCASA

Double-operand

• Single-operand

Jumps









# Addressing Modes

Name	Source Operand	Destination Operand
Register MoV-13 124, RG	V	✓
Indexed MOV.13 40(R4) P6	\/	<b>√</b>
Symbolic nov. B Mys, RC	<b>✓</b>	<b>✓</b>
Absolute MOV. B RM45, KG	<b>√</b>	✓
Register Indirect MOV. B QR5, RG	V	×
Autoincrement MOV.B PLS+, RG (Register indirect with autoincrement)		X
Immediate MOV.B #45, RG	V	X

\$400+R4



# Address Specifiers (As, Ad)



MOV. B RY, RT.	As/Ad	Addressing Mode	Cuntav	Description
) Ad	00/0	Addressing Mode Register mode	Syntax Rn	Description  Register contents are operand
	01/1	Indexed mode	X(Rn)	(Rn + X) points to the operand. X is stored in the next word.
0100 0100 0100 E	1601/1	Symbolic mode	ADDR	(PC + X) points to the operand. X is stored in the next word. Indexed mode X(PC) is used.
0x4445	01/1	Absolute mode	&ADDR	The word following the instruction contains the absolute address. X is stored in the next word. Indexed mode X(SR) is used.
V 29 K	10/-	Indirect register mode	@Rn	Rn is used as a pointer to the operand.
Mos	11/-	Indirect autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions.
	11/-	Immediate mode	#N	The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used.

8/31/2020 12 © A. Milenkovic





Me src (As=00) Register

mov.b r5, r7

mov.w r5, r7

Instruction (in memory)

0 1 00

0000 0111






#### Indexed Indexed Indexed AS=01

• mov. (0x10)(r4), (0x200(r5));  $(1200+r5) \leftarrow (1200+r5) \leftarrow (1200+r4)$  Memory

Instruction (in memory)

EAS= 0x100+ 14



EAS

A23F

A 23 F.



symbolic Lesymbolic


# Symbolic

Memory

mov.w A, B

Instruction 

	(in memory)
48000	4030
0×802	affed-S
0×804	offset_d



MOV.W DXF000,0x0200





Memory

# Absolute

• mov.w &A, &B; MIBJ = MIKJ

Instruction (in memory)

F000 6200 184 word

0100 0010 1001 0010

B 10200 2ABC =





# Register Indirect 7 ML 75 Per

mov.w @r5,

Memory

Instruction (in memory) FOUD FOOD






# Autoincrement

Instruction (in memory)

 $EX_{S} = rS$   $rS \leftarrow rS + 2$ 



OZBF






I muediale (s-res=000)

• mov.w #45, r7

Instruction (in memory)

4237 002D

#### **Immediate**





Word = 0 Indexed Ad=1 Labred LAS=09 0x0045(R7), O(R8); M[EAJ] ~ M[EAJ]+
M[EAJ] ADD. W 1000 1001 0111 (A word: XVXX

EAS= (7+0x35) EAJ= 18+0





# **Double Operand Instruction**