

CPE 323 Intro to Embedded Computer Systems SPI Serial Communication

Aleksandar Milenkovic milenka@uah.edu






Admin





MSP430FG4618 Block Diagram







Communication

- Part of big 4
 - sense
 - process (compute)
 - store (memory)
 - communicate (UI, networks, …)
- Communication in embedded systems
 - Between integrated circuits on PCB (e.g., $\mu C \leftrightarrow sensors$)
 - Between development platform and a workstation
 - Between embedded systems





Types of Communication

- Wired vs. wireless
- Serial vs. parallel
- Synchronous vs. asynchronous
- Unidirectional (simplex) vs.
 bidirectional (half-duplex and full-duplex)





Serial Communication in MSP430

- Communication protocols
 - UART (Universal Asynchronous Receiver/Transmitter)
 - SPI (Serial Parallel Interface)
 - I²C (Inter Integrated Circuit)
 - Infrared
- Peripheral devices
 - USCI Universal Serial Communication Interface
 - USI Universal Serial Interface
 - USART Universal Synchronous/Asynchronous Receiver/Transmitter






SPI – Serial Peripheral Interface

- 4-wire vs. 3-wire
- Signals
 - SCLK
 - MOSI/SIMO
 - MISO/SOMI
 - -SS


(de-facto. - -



Sevial Clack

Data live: Mexter Out Slave In / Slave In Huster dat Duta live: Maxter In Sleve Out / Slave Out Master In

Slave select








Data Transmission

Synchronous, Sevial




- Configure itself as Master device
- Configure clock (make sure the selected S device can work at that frequency)
- 3. Optionally, select the slave device (SS#)
- Transmission
 Each SPI clock: a full-duplex transmission occurs (M: sends a bit on MOSI, receive a bit from MISO)

- 1. Configure itself as Slave device
- If selected (SS# active) and SCLK is active Each SPI clock: S: sends a bit on MISO, receive a bit from MOSI)












USCI

		$\langle \cdot \rangle$		
UCMODEx	UCxSTE Active State	UCxSTE	Slave	Master
0.4	Link	0	inactive	active
01	high	1	active	inactive
10	Janu	0	active	inactive
10	low	\ 1 /	inactive	active






SPI Master Mode














SPI Timing: Clock Polarity and Phase





UCAxCTLO, UCAXCTL1 & La CASÃ



Figure 37/5. UCAxCTL0 Register UCMST UCSYNC UCCKPH UCCKPL **UCMSB** UC7BIT UCMODEX rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 be modified only when UCSWRST = 1.

			Figure 37-6	UCAXCTL1 Re	gister		
7	6	5	4	3	2	1	0
UCS	SSELX			Reserved			UCSWRST
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1
	Can be modified	only when UCSV	VRST = 1				

Table 37-3. UCAxCTL0 Register Description

Bit	Field	Type	Reset	Description
7	UCCKPH	RW	0h	Clock phase select
				0b = Data is changed on the first UCLK edge and captured on the following edge.
				1b = Data is captured on the first UCLK edge and changed on the following edge.
6	UCCKPL	RW	0h	Clock polarity select
				0b = The inactive state is low.
				1b = The inactive state is high.
5	UCMSB	RW	0h	MSB first select. Controls the direction of the receive and transmit shift register.
				0b = LSB first
				1b = MSB first
4	UC7BIT	RW	0h	Character length. Selects 7-bit or 8-bit character length.
			Ob = 8-bit data	
				1b = 7-bit data
3	UCMST	RW	0h	Master mode select
				0b = Slave mode
				1b = Master mode
2-1	UCMODEx	RW	0h	USCI mode. The UCMODEx bits select the synchronous mode when UCSYNC =
				\ 1.
				00b = 3-pin SPI 🗸
				01b = 4-pin SPI with LICXSTE active high: Slave enabled when UCXSTE = 1
			10b = 4-pin SPI with UCxSTE active low: Slave enabled when UCxSTE = 0 11b = I ² C mode	
				V
0	UCSYNC	RW	0h	Synchronous mode enable
			.	Ob - Asynchronous mode
				1b = Synchronous mode

Table 37-4. UCAxCTL1 Register Description

Bit	Field	Type	Reset	Description
7-6	UCSSELX	RW	0h	USCI clock source select. These bits select the BRCLK source clock in master mode. UCXCLK is always used in slave mode. 00b = Reserved. 10b = ACLK 10b = SMCLK 10b = SMCLK
5-1	Reserved	RW	0h	Reserved. Always write as 0.
0	UCSWRST	RW	1h	Software reset enable 0b = Disabled, USCI reset released for operation. 1b = Enabled, USCI logic held in reset state.

	_		-	Figure 37-7.	UCAxBR0 Re	gister	3 R	
	7	6	5	4	3	2	1	0
				UC	BRx			
	rw	rw	rw	rw	rw	rw	rw	rw
Ī		Can be modified	only when UCSV	VRST = 1.				

Table 37-5. UCAxBR0 Register Description

Bit	Field	Туре	Reset	Description
7-0	UCBRx	RW		Bit clock prescaler low byte. The 16-bit value of (UCAXBR0 + UCAXBR1 × 256) forms the prescaler value UCBRX. forming the prescaler value UCBRX. forming the prescaler value UCBRX. forming the prescale forming the pres
-		•		





USCI Interrupts




Table 37-11. UCAxIE Register Description

Bit	Field	Туре	Reset	Description
7-2	Reserved	R	0h	Reserved. Always reads as 0.
1	UCTXIE	RW	0h	Transmit interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled
0	UCRXIE	RW	0h	Receive interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled

Figure 37-14, UCAxIFG Register

					3		
7	6	5	4	3	2	1	0
		Rese	erved			UCTXIFG	UCRXIFG
r-0	r-0	r-0	r-0	r-0	r-0	rw-1	rw-0


Table 37-12. UCAxIFG Register Description

Bit	Field	Туре	Reset	Description
7-2	Reserved	R	0h	Reserved. Always reads as 0.
1	UCTXIFG	RW	1h	Transmit interrupt flag. UCTXIFG is set when UCAXTXBUF empty. 0b = No interrupt pending 1b = Interrupt pending
0	UCRXIFG	RW	Oh	Receive interrupt flag. UCRXIFG is set when UCAxRXBUF has received a complete character. 0b = No interrupt pending 1b = Interrupt pending

Figure 37-15, UCAxIV Register 15 14 13 UCIVx r0 r0 r0 r0 r0 r0 r0 r0 7 6 3 UCIVx r0 r0 r-0 r-0 r-0 r0

Table 37-13. UCAxIV Register Description

Bit	Field	Туре	Reset	Description
15-0	UCIVx	R	0h	USCI interrupt vector value 00h = No interrupt pending
				02h = Interrupt Source: Data received; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest
				04h = Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG; Interrupt Priority: Lowest









Multiple Slaves: Independent Configuration

- SS for each S device
- One is active at a time











17

Multiple Slaves: Daisy-Chained SPI Bus








Problem: Setup SPI link between two boards

- Master: Send printable characters to slave over SPI link, verify the received character from the slave (should be equal to previously sent one), send the character to UART
- Slave: Echo a character received back
- Block diagram







Master Code

```
* File:
              SPI Master.c
* Function:
              Send printable characters to SPI-Slave device
 Description: This program sends one by one character to SPI-Slave device
               .. and receives data back from the slave device.
               .. If the expected data is received, LED1 is turned ON
               .... else LED1 is turned OFF
               All the characters received from the slave device are sent to UART
               .. using USCIA1 (no UART-USB connections required,
               .. works through JTAG)
 Instruction: Set the following parameters in putty/hyperterminal
* Port:
               COMx
* Baud rate:
              115200
* Data bits:
* Parity:
              None
* Stop bits:
* Flow Ctrl:
              None
* ACLK = ~32.768kHz, MCLK = SMCLK = DCO ~ 1048kHz. BRCLK = SMCLK/2
```





Master Code

```
Note:
          1. PLEASE PROGRAM THE SLAVE DEVICE
          2. CONNECT THE P1.2 WITH RESET PIN OF SLAVE DEVICE
          3. MAKE OTHER CONNECTIONS BETWEEN MASTER AND SLAVE
          4. PROGRAM THE MASTER DEVICE
              MSP430F552x (Master)
             -- IRST
                            P1.0 |-> LED1
                                    Data Out (UCA0SIMO)
                                    Data In (UCA0SOMI)
                                  -> Serial Clock Out (UCAOCLK)
*Slave reset <- P1.2
 Code Written By:
                    Bhargavi Nisarga (TI)
 Modified By:
                    Prawar Poudel, prawar.poudel@uah.edu
```





Master: Configure SPI link

```
#include <msp430.h>
unsigned char MST_Data;
unsigned char temp;
void setup_master_SPI() {
    P3SEL |= BIT3+BIT4:
                                              // P3.3,4 option select
    P2SEL |= BIT7:
                                              // P2.7 option select
  JUCAOCTL1 |= UCSWRST;
                                               // **Put state machine in reset**
    UCAOCTLO |= UCMST+UCSYNC+UCCKPL+UCMSB;
                                               // 3-pin, 8-bit SPI master
               Worter
                                                 Clock polarity high, MSB
                                                 SMCLK
  >UCAOCTL1 = UCSSEL 2;
    UCAOBRO = 0x02;
    UCAOBR1 = 0:
   UCAOMCTL = 0;
                                               // No modulation
    UCAOCTL1 &= ~UCSWRST;
                                               // **Initialize USCI state machine**
    UCA0IE |= UCRXIE;
                                               // Enable USCI A0 RX interrupt
```





Master: Configure UART





Master: Main

```
int main(void) {
  .volatile_unsigned_int_i
                                              // Stop watchdog timer
   WDTCTL = WDTPW+WDTHOLD;
   P1DIR = 0x05;
                                              // Set P1.0&2 to output direction
   P10UT = 0x04;
                                              // Set P1.0 for LED1
                                              // Set P1.2 for slave reset
   setup_master_SPI();
    setup_UART_application();
   P10UT &= ~0x04;
                                              // Now with SPI signals initialized
    __delay_cycles(100);
   P10UT |= 0x04;
                                              // reset slave
    delay cycles(10000);
                                              // Wait for slave to initialize
   MST Data = '0';
                                               // Initialize data values
   while (!(UCA0IFG&UCTXIFG));
                                              // USCI A0 TX buffer ready?
   UCAOTXBUE = MST Data;
                                              // Transmit first character
    __bis_SR_register(LPM0_bits + GIE);
                                              // CPU off, enable interrupts
```





Master: USCI SPI ISR

```
#pragma vector=USCI A0 VECTOR
       interrupt void USCI A0 ISR(void) {
          switch( even in range(UCA0IV,4)) {
              case 0: break;
                                                       // Vector 0 - no interrupt
              case 2:
                                                       // Vector 2 - RXIFG
                  while (!(UCA0IFG&UCTXIFG));
                                                       // USCI A0 TX buffer ready?
                  temp = UCA0RXBUF;
                                                       // Test for correct character RX'd
                  if (temp==MST_Data-1)
                                                       // .. the correct value is data sent in prev cycle
                      P10UT |= 0x01;
                                                       // If correct, light LED
                  else
                                                       // If incorrect, clear LED
                      P10UT &= ~0x01;
                  MST Data++;
                                                       // Increment data to send nextcycle
                  while(!(UCA1IFG&UCTXIFG));
                                                       // Wait until TXBUF is ready
                  UCA1TXBUF = temp;
                                                          TXBUF <-- RXBUF
                  if(MST Data>126)
                      MST Data = 33:
                 UCA0TXBUF = MST Data;
                                                       // Send next value
                    _delay_cycles(100000);
                                                       // Add time between transmissions to
                                                       // make sure slave can process information
                  break:
              case 4: break:
                                                       // Vector 4 - TXIFG
              default: break:
11/18/2
```






Slave: Header





Slave: Header







Slave: Main

```
#include <msp430.h>
int main(void) {
   WDTCTL = WDTPW+WDTHOLD;
                                             // Stop watchdog timer
   P1DIR |= BIT0;
                                             // LED to indicate start of program
                                             // .. will toggle in every character receive
    P10UT |= BIT0;
   while(!(P2IN&0x80));
                                             // If clock sig from mstr stays low,
                                             // it is not yet in SPI mode
   P3SEL |= BIT3+BIT4; 7
                                             // P3.3,4 option select
   P2SEL |= BIT7;
                                             // P2.7 option select
   UCA0CTL1 |= UCSWRST;
                                             // **Put state machine in reset**
  UCA0CTL0 |= UCSYNC+UCCKPL+UCMSB;
                                             // 3-pin, 8-bit SPI slave,
                                             // Clock polarity high, MSB
                                             // **Initialize USCI state machine**
   UCAOCTL1 &= ~UCSWRST;
   UCA0IE |= UCRXIE;
                                             // Enable USCI_A0 RX interrupt
    bis SR register(LPM4 bits + GIE); // Enter LPM4, enable interrupts
```





Slave USCI ISR

```
// Echo character
#pragma vector=USCI_A0_VECTOR
__interrupt void USCI_A0_ISR(void) {
    switch(__even_in_range(UCA0IV,4)) {
        case 0:break;
                                              // Vector 0 - no interrupt
        case 2:
                                              // Vector 2 - RXIFG
            while (!(UCA0IFG&UCTXIFG));
                                              // USCI_A0 TX buffer ready?
                                              // Toggle P1.0 for every character received
            P10UT ^= BIT0;
                                              // .. this will be sent in next cycle of reception
            UCAOTXBUF | UCAORXBU
            break;
        case 4:break;
                                              // Vector 4 - TXIFG
        default: break;
```