

## **Spring Semester 2021**

Work should be performed systematically and neatly with the final answer being underlined. This exam is open book, open notes, Closed neighbor/device/browser. Allowable items on desk include: exam, pencils, and pens. All other items must be removed from student's desk. Students have approximately 90 minutes (1 1/2 hours) to complete this exam. Best wishes!

1. [10 points] For the logic network shown below, find all static 0 hazards. For each 0-hazard found, specify the conditions which will cause the hazard to appear at the output (i.e. specify the logic values of the variables which are constant and clearly specify the variable that is assumed to be changing). If there are no 0-hazards found, use a K-map to show why this is the case.





using ABCD: 0000

$$a): \quad \alpha = 0$$

$$b = 0 \iff 1$$

$$c = 0$$

$$c$$

- 2. [12 points] Short Answer:
  - a. What is the basic definition of combinational logic? What is the basic definition of sequential logic?
    - · Combinational -> Output depends silely on input, Present
    - . Sequential -> hus memory, depends on sequence of inputs. not always syncronous
  - b. Does sequential logic always require a clock signal? Explain why or why not?


    Yes, you need to know when to perform the operation. This clock Signal lets gow do that.
  - c. What is the major difference between a blocking and non-blocking procedural assignment statement in Verilog?

d. Give an example where switching a blocking assignment to non-blocking (and viceversa) leads to different behavior?

e. What are the major differences between inertial and transport delays? Why are both modeled in Verilog?

f. What happens to user specified timing parameters when a digital logic circuit is synthesized?

3. [10 points] Use a single 8-to-1 MUX and a rising-edge triggered D Flip-flop to create a rising-edge triggered JK Flip-flop. Assume positive logic where a connection to VCC will be interpreted as a logic 1 and a connection to GND will be interpreted as a logic 0.




## 4. [8 points] Write a short Verilog description of a negative-edge triggered set/reset flip-flop that in addition to the normal active-high synchronous Set and Reset inputs also has an asynchronous Clear input that is active high (i.e. a Logic 1 clears the flip-flop output independent of the clock). Do this using Verilog Procedural Statements.

5. [10 points] Write a Verilog Model for a Serial-in, Parallel-out 8-bit Shift Register. See the port definitions to determine required behavior.


```
// The following I/O ports are defined as follows:
         - global 1-bit lock signal, all operations must occur on the rising edge
         - 1-bit serial data in
// s_in
// shift - high to enable s in to be clocked into the shift register, low keeps the shift
//
           register contents unchanged
// p out - 8-bit parallel data out, where bit 0 is the least recent (first) serial bit to be
           shifted in and bit 7 is the most recent (last) serial bit to be shifted in
module serial to parallel (input clk, s in, shift, output reg p out[7:0])
Input clk, S_iu, shift;
Output rey P- out (7:03;
always @lposedge clk)
begin
   IS (Shiff==2'bu)
     P- OUT [7:0] = P- OUT [7:0]
   else ip ( Sn: f+==1)
           p. out [7] = p. out [ 7- s-in; //sub by Snift in.
            P. not (67 = Rout 3 - 5- in)
           P-00+ (53 = P-00+ C ] - 5-inj
            P. Out (4) = p. out ( ]=5-in;
            p- out (33 = p-out ( 3 - 5, 10)
             proof C1] = proof [] Srin;
proof C1] = proof [] Srin;
       end
```

## end module

6. [10 points] Based on the Serial-in, Parallel-out 8-bit Shift Register defined in problem 5, with p\_out[7:0] initially containing the value 8'h3C, complete the following timing diagram by listing the p\_out signal value for every clock cycle in sequence:



7. [10 points] For the following Extended State Transition Graph shown below:



a. Identify the type of synchronous sequential network it represents, and explain (Mealy FSM? Moore FSM? Combined Mealy/Moore?)

b. Create an equivalent Algorithmic State Chart representation


|     | Nex+<br>b=0    | Stute<br>5 = 1 | 00+pot | What | 15 P?     |
|-----|----------------|----------------|--------|------|-----------|
| SO  | S,             | So             | 1      | Iam  | assumming |
| 51  | $\leq_{z}$     | Su             | (      |      | P=1,      |
| S 2 | S <sub>3</sub> | 80             | 1      |      |           |
| 5 3 | Sz             | Sy             | D      |      |           |
| 54  | 53             | 55             | O      |      |           |
| 55  | S <sub>3</sub> | 50             | 0      |      |           |

c. Write a behavioral Verilog HDL model that implements the state transition graph. In your model include a synchronous active high reset input signal that will always place the design in state SO on the active edge of the next clock pulse regardless of the current state of the network.

8. [10 points] Reduce the following state table to a minimum number of states clearly identifying the states that are equivalent with one another. Show the final reduced state table.

|  | Present | Next S | Present |        |
|--|---------|--------|---------|--------|
|  | State   | X=0    | X=1     | Output |
|  | а       | С      | b       | 1      |
|  | b       | е      | С       | 0      |
|  | С       | а      | е       | 1      |
|  | d       | d      | g       | 1      |
|  | е       | b      | а       | 0      |
|  | f       | а      | h       | 1      |
|  | g       | d      | f       | 0      |
|  | h       | g      | f       | 0      |

For your convenience, an iteration chart is provided below – please label grid along axes, and create additional copies if needed.



- 9. [5 points] True/False Circle the correct answer
  - a. The order of continuous assignment statements determines the order in which they are analyzed.

TRUE or FALSE

b. Verilog's synthesis tools treat white spaces (space or tab) and carriage returns differently.

TRUE or FALSE

c. There can only be one always block in a module.

TRUE or FALSE

d. In Verilog, Behavioral Implementations generally give the designer the most control on how the module will actually be implemented during the synthesis process.

TRUE or FALSE

e. A signal type must be declared as a net type (e.g. wire or tri) in Verilog in order to be a valid target for a procedural assignment.

TRUE or FALSE


10. [5 points] Develop a Verilog model for a 4-to-1 multiplexer where the general inputs represent a 4-bit bus and the output is a single signal. Label the inputs I[3:0], S, and the output O.

module four to one ( Input I[3:0], S, output 0)

input IC3:07; input A,B,; input S; output O

endmodule

11. [10 points] Complete the following timing diagram for the output signal **Z**, and the internal input signal **state**. Assume that a basic functional RTL simulation is to be performed.



What type of sequential network does this Verilog Model represent?