

# CPE 323 Intro to Embedded Computer Systems Interrupts (Exceptions)

Aleksandar Milenkovic milenka@uah.edu












### Instruction Execution Stages

- · 1. Instruction Fetch
- · 2 -11- Decoul
- · 3. Operand Fetch
- · 4. Execute
- · 5. Store fearlts
- · 6. Exception Processing





## What are Interrupts?







## Sources of Interrupts


-> internal to CPU > external (perpherals) > interrupt





## Interrupt Service Routine (ISRs)

PL ISR






What does MSP430 do as a response? (Exception Processing)

- Final instruction execution
- Push PC + SR
- Select highest provity interrupt
- 5.
- 6.
- Clear (IFG 6th for single-source interrupts
  thead the Aarting address of the corresponding ISP
  more into Reform the IVT (interrupt





# Tracking Interrupts? (IFG bits)








## Masking Interrupts (IE Bits)

- Selective masking
- -> Global masking (FIE)
- NMI Non-Maskable Interrupt





#### **Interrupt Vector Table**







## **Interrupt Priorities**

- -> Vectored
- -> Fixed provides








## Parallel Ports and Interrupts

- P1 and P2 have interrupt capability
- P1IFG
- P1IE
- P1IES
- P2IFG
- P2IE
- P2IES



Px DI&	_1
R 12 (	
PXOUT	
P1 176 7	
PIE 7	
PI [ES ]	7