程式碼檔案: pipealu.v Testbench: pipealu test.v

程式碼分兩個 always,分別代表 pipeline 的兩個階段:


第一階段:(1)設定記憶體的值(值為固定),(2)instruction fetch。

第二階段:(1)邏輯運算(2)計算 Carryout(3)計算 overflow

途中遇到的問題:

原本是將記憶體初始化寫在一個 initial-begin~end 內來做初始化,在 modelsim 模擬實沒有問題,但是用 Desgin Complier 合成完的 module 再度放回 modesim 模擬時就出現問題: initial 無法合成,導致結果錯誤。

Modelsim 模擬結果(modelsim_behave_result.JPG):



Critical path delay:

slack (MET)		6.51
data arrival time		-3.43
data required time		9.94
data required time		9.94
library setup time	-0.06	9.94
Zero_reg/CLK (DFFX1)	0.00	
clock network delay (ideal)	0.00	10.00
<pre>clock CLK_0 (rise edge)</pre>	10.00	
data arrival time		3.43
Zero_reg/D (DFFX1)	0.06	3.43 r
U92/Q (AND2X1)		
U93/QN (NOR4X0)	0.03	
U97/Q (OR4X1)	0.10	3.33 f
U108/Q (A0221X1)	0.11	3.23 f
<pre>sub_59/DIFF[31] (pipealu_DW01_sub_0)</pre>	0.00	3.13 f
sub_59/U2_31/S (FADDX1)	0.10 0.10 0.11	3.13 f
sub_59/U2_30/CO (FADDX1)		3.02 r
sub_59/U2_29/CO (FADDX1)		2.92 r
sub_59/U2_28/CO (FADDX1)	0.10	2.83 r
sub_59/U2_27/CO (FADDX1)	0.10	2.73 r
sub 59/U2 25/CO (FADDX1)	0.10	2.63 r
sub 59/U2 24/CO (FADDX1)	0.10	2.53 r
sub 59/U2 23/CO (FADDX1)	0.10	2.43 r
sub 59/U2 22/CO (FADDX1)	0.10	2.34 r
sub 59/U2 21/CO (FADDX1)	0.10	2.24 r
sub 59/U2 20/CO (FADDX1)	0.10	2.14 r


詳細資訊在:DC_timing.txt


Total area cost:

******	*****	
Report : area		
Design : pipealu		
Version: H-2013.03-SP5		
Date : Tue Oct 27 20:18:39 20	015	
*******	*****	
Library(s) Used:		
saed90nm_typ (File: /CBDK/S	SAED90_EDK/SAED_ED	
Number of ports:	52	
Number of nets:	424	
Number of cells:	333	
Number of combinational cells:	231	
Number of sequential cells:	99	
Number of macros/black boxes:	0	
Number of buf/inv:	29	
Number of references:	24	
Combinational area:	4930.559980	
Buf/Inv area:	575.078415	
Noncombinational area:	2463.436769	
Macro/Black Box area:	0.000000	
Net Interconnect area:	23243.713499	
Total cell area:	7393.996750	
Total area:	30637.710249	

詳細資訊在:DC_area.txt

結構圖:







程式碼合成之後之大略結構圖如上面兩個圖片。

用 Design Compiler 合成出來的模組(檔案 after_dv.v)用原本的 testbench 模擬:

模擬結果與原本 behavior 的寫法模擬結果相同,但是 regfile 的初始化出現問題,可能是程式寫法不嚴謹,導致合成出來的 gatelevel 模組有漏洞。





用 FPGA 合成 gatelevel :

因 Xlinx 授權問題的關係,經由助教同意改用:


Device: XC3S400 Package: FG456

FPGA 合成 Area: (fpga_area.txt)

```
Device utilization summary:
Selected Device: 3s400fg456-5
                               119 out of 3584 3%
65 out of 7168 0%
223 out of 7168 3%
Number of Slices:
Number of Slice Flip Flops:
Number of 4 input LUTs:
Number of IOs:
                                 52
                                 48 out of 264 18%
1 out of 8 12%
Number of bonded IOBs:
Number of GCLKs:
-----
Partition Resource Summary:
 No Partitions were found in this design.
______
```

Timing(fpga_timing.txt) :

Offset: 2.660ns (Levels of Logic = 2) Source: instr<6> (PAD) Destination: tempB_1 (FF) Destination Clock: clk rising						
Data Path: instr<	6> to templ		Net			
Cell:in->out	fanout		CONTRACTOR OF THE PARTY OF THE	Logical Name (Net Name)		
IBUF:I->O	13	0.715	1.289	instr 6 IBUF (instr 6 IBUF)		
LUT4:10->0 FD:D		0.479 0.176		Mrom_COND_421 (Mrom_COND_42 tempB_2		
Total		2.660ns (1.370ns logic, 1.289ns route) (51.5% logic, 48.5% route)				



將 FPGA 合成出來的 gatelevel 用 testbench 跑模擬時失敗,原因可能是記憶體初始化錯誤。