
Hardware/Software Partitioning in Verilog

Qin Shengchao^{1,3}, He Jifeng², Qiu Zongyan³, Zhang Naixiao³
¹Singapore-MIT Alliance, National University of Singapore
²UNU/IIST

³School of Mathematical Sciences, Peking University

Hardware-Software Co-Design: General Methodology




Our Hw-Sw Co-Design Approach & Motivations

An integrated approach to hardware-software co-design:

- introducing formal techniques (algebraic approach) into the co-design process to the utmost extent;
- integrating program analysis techniques with formal development process (transformation/refinement).

Motivations:

- # existing successful applications in program algebra: ProCoS
- part to ensure the correctness for the design process
- # facilitate to exploit CAD tools with high reliability



Hardware/Software Partitioning

- ☐ Implementation-oriented computation and resources *allocation*
- □ Partitioning requirement specification into HW and SW specifications
- □ Related work:
 - informal: focusing on the algorithmic aspect
 - formal:
 - ✓ Sampaio et. al : Splitting and Joining
 - ✓ Our former work: Hw/Sw Partitioning in Occam

Main Contribution

In this paper we

- propose an algebraic approach to hardware-software partitioning in Verilog HDL;
- design a set of compositional algebraic rules to hw/sw partitioning;
- explore algebraic proofs for all the partitioning rules
- investigate hw/sw partitioning for both kernel specification and whole environment-driven system

The Verilog Hardware Description Language

Main features:

- Event-driven computation
- Shared-variable communication
- Both behavioral and structural modelling

Syntax:

```
P ::= S \mid P \mid P \mid var x \bullet P
S ::= PC(\text{primitive command}) \mid S; S \mid if b S else S \mid while b S
\mid (g S) \| \dots \| (g S) \mid always S \mid case (e) (pt S) \dots (pt S)
where
PC ::= v := e \mid skip \mid \bot \mid \rightarrow \eta_v \mid v := cg \ e
g ::= \#\Delta \text{ (time delay)} \mid eg \text{ (event control)} \mid \rightarrow \eta_v \text{ (output event)}
\eta_v ::= \sim v \text{ (value change)} \mid \uparrow v \text{ (value rising)} \mid \downarrow v \text{ (value falling)}
```


Related Work — Formal Semantics of Verilog

- > Simulator-based interpretation: Gordon95
- > Operational semantics: HeXu00, LiHe01, · · ·
- ➤ Denotational semantics: ZhuHe00
- ➤ Algebraic semantics: He02
- ➤ Linking different semantics: ZhuBowenHe01, He02

Our application:

 $algebraic\ laws \Longrightarrow derived\ specific\ laws \Longrightarrow hw/sw\ partitioning$


Hardware/Software Partitioning Strategy



Phase 1: Hw/Sw Splitting for Kernel Specification

- Specification language: a sequential subset of Verilog
- Hardware/Software target architectures
- Syntax-based splitting rules

Target Kernel Architecture



Kernel Specification for Software

A subset of Verilog CP(r, a) composed of

- 1. An event control insensitive process not containing variables r, a;
- 2. $\rightarrow \eta_r$; C; $@\eta_a$, where C is a member of CP(r,a) not mentioning r,a;
- 3. $C_1; C_2$, or if $b C_1 else C_2$, or $C_1 \sqcap C_2$, or $(g_1 C_1) \parallel (g_2 C_2)$, where $C_1, C_2, g_1, g_2 \in CP(r, a)$;
- 4. while b C, where $C \in CP(r, a)$.

Kernel SW Specification: $(C; \to \eta_{\varepsilon})$

Kernel Specification for Hardware

Kernel HW Specification:

$$D_0 = \mu X \bullet ((@\eta_r M; \to \eta_a; X) [(@\eta_\varepsilon skip))$$

where $M =_{df} case(id)(p_1 M_1) \dots (p_n M_n)$ is a case construct not containing r, a, ε .

Theorem:

$$(C_1; C_2; \to \eta_{\varepsilon}) \parallel D_0 = ((C_1; \to \eta_{\varepsilon}) \parallel D_0); ((C_2; \to \eta_{\varepsilon}) \parallel D_0)$$

Syntax-based Splitting Rules: Bottom-Up Style

Bottom-Up Rule for Sequential Composition

$$Split_{V}(S_{i}, C_{i}, D^{0}), i = 1, 2$$

$$Var(S_{1}) = Var(S_{2})$$

$$Split_{V}(S_{1}; S_{2}, C_{1}; C_{2}, D^{0})$$

The Split Predicate

$$Split_{V}(S,C,D^{0}) =_{df}$$

$$S \sqsubseteq ((C; \rightarrow \eta_{\varepsilon}) \parallel D^{0}) \land$$

$$(C \in CP_{\varepsilon}(r,a)) \land (D^{0} \in DP_{\varepsilon}(r,a)) \land$$

$$(V \subseteq Var(C; \rightarrow \eta_{\varepsilon}) \cap Var(D^{0})) \land$$

$$(V \cap Occ Var(S) = \emptyset)$$

Syntax-based Splitting Rules: Top-Down Style

Top-Down Rule for Conditional

$$Split_V(S_i, \ C_i, \ D_i)$$

$$Var(S_1) = Var(S_2)$$

$$mergable(D_1, D_2)$$

$$\overline{Split_V(if \ b \ S_1 \ else \ S_2, \ if \ b \ C_1 \ else \ C_2, \ int(D_1, D_2))}$$

Atomic Commands Splitting — Timed Assignment

For timed assignment $(v:=f(x,c))_n$, where $f \in HW$, $x \in SW$: $Split_B(S=((v:=f(x,c))_n),\ C,\ D), \text{ where }$ $C=_{df}\ ((id:=1)_0; (lx:=x)_0; \rightarrow \eta_r; @\eta_a; (v:=ly)_0), \text{ and }$ $D=_{df}\ \mu X \bullet \left(\begin{array}{c} (@\eta_r\ case\ (id)\ (1\ (ly:=f(lx,c))_n); \rightarrow \eta_a; X) \\ \|\ (@\eta_\varepsilon\ skip) \end{array} \right)$

A Toy Example — the Source Program

```
w := u + v;

\#1; \rightarrow (w\_ready);

@(z\_ready); \text{ if } (z = u) \ (v := u \times v) \text{ else skip};

while \ ((b \&\& w \le u \times v)_{n_1}) \{

u := u + w;

w := ((u - v) \times (u + v))_{n_2};

\#1; \rightarrow (w\_ready)

\}
```


Kernel Specification for Hardware

$$\mu X \bullet ((@\eta_r \text{ case (id)} \left. \begin{cases} 1 & \mathsf{Iv} := \mathsf{v} \\ 2 & \mathsf{v} := \mathsf{Iv} \\ 3 & (\mathsf{Ib} := \mathsf{b} \ \&\& \ \mathsf{w} \le \mathsf{Iu} \times \mathsf{v})_{n_1} \\ 4 & (\mathsf{Iw} := (\mathsf{Iu} - \mathsf{v}) \times (\mathsf{Iu} + \mathsf{v}))_{n_2} \end{cases} ; \to \eta_a; X) \llbracket (@\eta_\varepsilon \, skip))$$

Kernel Specification for Software

```
\mathsf{id} := 1; \ \rightarrow \eta_r; \ \mathfrak{Q}\eta_a; \ \mathsf{w} := \mathsf{u} + \mathsf{lv};
 #1; \rightarrow(w_ready); @(z_ready);
 \text{if (z = u)} \left( \begin{array}{l} \text{id} := 1; \ \rightarrow \eta_r; \ @\eta_a; \ \text{lv} := u \times \text{lv;} \\ \text{id} := 2; \ \rightarrow \eta_r; \ @\eta_a \end{array} \right) \text{else skip;} 
id := 3; lu := u; \rightarrow \eta_r; @\eta_a;
while (lb){
                 u := u + w; id := 4; lu := u; \rightarrow \eta_r; \mathfrak{Q}\eta_a; w := lw;
                 \#1; \rightarrow(w_ready); id := 3; lu := u; \rightarrow \eta_r; @\eta_a
```

Phase 2: Derive Hw/Sw Partitioning for the System



System Specification & Partitioning Rule

System:

$$\Psi_f^s(S) =_{df} always (@\eta_s S; \to \eta_f)$$

Environment:

$$Env =_{df} always (\rightarrow \eta_s; @\eta_f)$$

Partitioning rule:

$$\frac{Split_V(S,\ C,\ D)}{Part(\Psi_f^s(S),\ \Psi_f^s(C),\ \Psi_a^r(M))}$$

where
$$Part(S, C, D) =_{df} ((S \parallel Env) \sqsubseteq (C \parallel D \parallel Env))$$

$$\Psi_u^v(P) =_{df} always (@\eta_v P; \to \eta_u)$$

Conclusion

In this paper,

- ★ we apply Verilog algebra to hardware/sofware decomposition; and
- design and prove a complete set of compositional rules for both the kernel part and the whole specification.
- △ Based on our partitioning process, we can straightforwardly develop an automatic partition tool for co-design; moreover,
- and our results (hw/sw specifications) are still in an abstract level, which facilitates us to pursue further transformation/refinement.

Future Work

As part of future work, we shall

- investigate further *optimization* and *reconfiguration* on the hardware specification generated by our partitioning algorithm, and connect it with the work on formal synthesis in Verilog (IyodaHe01); and
- involve more *program analysis techniques* into the partition and co-synthesis process for performance estimation; and
- apply our approach to industrial case studies.