Points Grade

Team: -

1525864 Andreas Glinserer

Digital Integrated Circuits Lab (LDIS) 384.088, Summer Term 2019

Supervisors: Christian Krieg, David Radakovits, Axel Jantsch

Task 1: Digital Thermometer

1 Problem statement

The goal was to design a digital thermometer with the Nexys 4 DDR FPGA Board. To use was one of the two temperature sensors on the board. One sensor is especially for measuring the temperature and to read out via i2c, while the other one is part of the accelerometer sensor and is to read out with SPI. The samling rate of the sensor should be defined pre-synthesis. The data then should go to an DSP part which was to be implemented as an moving average filter. The filter width should be able to be changed during runtime. The output of the DSP should be displayed on the 8 BCD segments on the board.



Figure 1: Block diagram of the system. Source: Original Task Description




Figure 2: Schematic of the system. Source: Vivado

2 Implementation

In this section I explain how i implemented a possible solution to the proposed problem. I choose to use an active low reset for this task, which is the onboard switch with the name SW15.

2.1 Sampling

For the reading of the temperature i choose the onboard I2C-sensor. To get the values I used the IP-core from the Nexys 4 DDR Demo which includes an readout of this sensor. The sensor itself is an ADT7420 I2C temperature sensor. The output of the sampling part consists of the out_data and the out_vld ports. The out_vld ports is high for the time of once clock cycle. It also has one LED, which toggles everytime valid data was retrieved.

2.1.1 Changes of the IP

The TWI Controller file was changed only in the way to use the ieee.numeric_std.all; library. Other than that this file is original.

To the original readoutfiles were made some changes to get the wished functionality. To get 16 bit readouts I added another init vector:

```
constant NO_OF_INIT_VECTORS : natural := 4; -- number of init vectors in TempSensInitMap
                                := 1 + 8 + 8;
                                                 RD/WR bit
                      : integer
120
   constant ADDR_WIDTH : natural := natural(ceil(log(real(NO_OF_INIT_VECTORS), 2.0)));
121
   122
123
   signal TempSensInitMap: TempSensInitMap_type IRD & x"OB" & x"CB", -- Read ID R[0x0B]=0xCB
124
   IWR & x"2F" & x"00",
                                R[0x2F] = don't ca
126
         x"OB" & x"CB",
127
   IRD &
                          Read ID R[0x0B] = 0xCB
128
   TWR.
       & x"03" & x"80"
                          configure it for 16bit
129
```

To get the sampling timing right i added an extra state in which the I2C waits.

```
type state_type is (
105
             stIdle, -- Idle State
106
             stInitReg,
                          -- Send register address from the init vector
                          -- Send data byte from the init vector
107
             stInitData,
             stRetry, -- Retry state reached when there is a bus error, will retry RETRY_COUNT times stReadTempR, -- Send temperature register address
108
109
             stReadTempD1, -- Read temperature MSB
110
             stReadTempD2, -- Read temperature LSB
             stError,
112
                        -- Error state when reached when there is a bus error after a successful init; stays
                  here until reset
113
             stWait -- State to wait for the next sample
114
    signal state, nstate : state_type;
```

The new state was also added to the ReadyFlag process:

```
253
    -- Ready Flag
254
255
    ReadyFlag: process (in_clk)
256
    begin
             if Rising_Edge(in_clk) then
257
258
                      if (state = stIdle or state = stError) or state = stWait then
                      fReady <= false;
elsif (state = stReadTempD2 and twiDone = '1' and twiErr = '0') then
259
260
261
                               fReady <= true;
                      end if;
262
             end if:
263
    end process;
```

In the OUTPUT DECODE process another when statement got added.

```
349 when stWait => null;
```

In the NEXT_STATE_DECODE process the stReadTempD2 state got changed and another state got added:

```
when stReadTempD2 =>
             if (twiDone = '1') then
412
                      if (twiErr = '1') then
413
                               nstate <= stError;</pre>
414
                               nstate <= stWait;
415
416
                           nstate <= stReadTempR; -- old version
417
                      end if;
418
             end if;
419
420
    when stWait =>
             if waitSample = SAMPLECNT then
421
422
                     nstate <= stReadTempR;</pre>
             end if;
423
```

And a whole new process got added in which the counting happens for the sampling rate:

```
266
    -- Sample counter wait
267
    SAMPLEWAIT : process(in_clk)
268
269
    begin
              if rising_edge(in_clk) then
                       if state = stWait then
271
272
                                 \mbox{if $\mbox{waitSample}$ = $SAMPLECNT$ then } 
                                          out_led <= led_helper;
273
274
                                         led_helper <= not led_helper;</pre>
275
                                 else
276
                                         waitSample <= waitSample +1;
277
                                 end if;
278
279
                       else
280
                                waitSample <= 0;
                       end if;
281
              end if;
282
    end process;
```

2.2 DSP

The moving average is implemented as a state machine. The size of the filter window is determined by the 3 switches SW2, SW1 and SW0. Each switch equals a number to the power of 2. SW0 = 1, SW1=2 and SW2=4. For example if SW2 is switched on and the others off then the size equals $2^4 = 16$. or if SW1 and SW2 are on then the size equals $2^{2+1} = 8$. It is done this way to make the divison for the mean value easier, since divison by a number which is a power of two equals a bitshift to the right.

The formula of the mean averge is dependent on the size which gets choosen by the switches.

$$y = \sum_{i=0}^{n} x[i] \tag{1}$$

Where i represents the last value in the buffer. This way the mean average is causal but the mean value is shifted if you print it against the original values.

I choose to implement it with a state machine. I also tried it with for loops but it took very long to synthesize. The synthesizing time shrunk from greater than 25 minutes down to less than 7 minutes.

When the size gets changed the buffer gets set to zero. It then gets slowly refilled and the temperature which gets sent to the BCD slowly increases, because it uses the fixed size for the division. It is done this way to show the working of the filter on the FPGA.

2.3 Output

The output part gets the averaged temperature. The hard part is to get from the binary value to a representation which fits on the BCD. One cannot just take the usual 4 bit approach for a segment because in the decimal system values only range from 0 to 9. So if the value would be an B in hex one needs to subtract from the current position and add to the next position. This problem is solved by using the double dabble algorithm (explanation on Wikipedia or Youtube).

Since the BCD share the an anode contact there is also the need to multiplex the data which gets to the corresponding outputs. This is done with the out_an outputs. It is also important to notice that the active select anode is active low.

This is solved in two processes. The first process takes the data in if the valid flag is high. Contrary to DSP part it calculates the double dabble with for loops instead of a state machine. It then saves its solutions to variables. The second process takes these solutions, converts it to an integer format and uses these as indices for a predefined map of outputs. Furthermore the second process does this about 800 times per second to get a refresh rate of $100 \ Hz$ per BCD. This is done with a simple counter signal.

3 Verification

There is no testbench for the whole design. I tested 2 out of the 3 parts separatly and made the final test on the board. The design which was not tested is the I2C controller which I took from the demo program. The tested parts are the DSP and the Output.




Figure 3: Screenshot of the DSP testbench. Source: gtkwave

In the testbench for the Output you can see nicely the multiplexing. Furthermore for the Output testbench the clock period for the Output unit in the testbench is instantiated with a clock frequency of 50~kHz to reduce the simulation time.

I also tried to use a testbench for the i2c part (thanks to Raphael Hauk), but the simulation time for this was off the charts, because of the clock division into $400 \ kHz$.




Figure 4: Screenshot of the output testbench. Source: gtkwave

4 Reports

4.1 Timing

There are no violations of the timing constraints. I chose 0.5 for the input delay and 5 for the output delay. The set_output_delay represents the time after which the data must be valid before the next rising edge. The set_input_delay defines the time which the data must be valid before the rising_edge. input_delay represents

```
report timing | INFO: Timing | 38-91 | UpdateTimingParams: Speed grade: -3, Delay Type: max. | INFO: Timing | 38-191 | Multithreading enabled | for timing update using a maximum | of 4 CPUs | INFO: Timing | 38-35 | Done setting XDC timing constraints. | INFO: Timing | 38-78 | ReportTimingParams: -max | paths | 1 -nworst | 1 -delay_type | max -sort_by | slack | Copyright | 1986-2017 | Xilinx | Inc. | All | Rights | Reserved | INFO: Times | INFO: T
                                                                                                     Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
Mon Apr 8 20:52:07 2019
                          Tool Version :
                                                                                                      Mon Apr 8 20:52:07 2019
ldis running 64-bit Debian GNU/Linux 9.3 (stretch)
report_timing
digitherm
                        Date
Host
Command
Design
Device
Speed File
                                                                                                    7 a 10 0t - cs g 3 2 4

-3 PRODUCTION 1.20 2017 - 11 - 01
16
17
18
19
20
21
                Timing Report
                                                                                                                                                 3.570 ns (required time - arrival time)

BCD_0/out_an_reg[1]/C
   (rising edge-triggered cell FDRE clocked by sys_clk_pin {rise@0.000ns fall@10.000ns period=20.000ns})

out_an[1]
   (output port clocked by sys_clk_pin {rise@0.000ns fall@10.000ns period=20.000ns})

sys_clk_pin

Max_at Slow Process Corner

20.000ns (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)

7.160ns (logic 3.481ns (48.618%) route 3.679ns (51.382%))

1 (OBUF=1)
 22
                           Destination:
                        Path Group: Sys_clk
Path Type: Max at 7
Requirement: 20.000 ns
Data Path Delay: 7.160 ns
Logic Levels: 1 (OBU)
Output Delay: 5.000 ns
Clock Path Skew: -4.235 ns
Destination Clock Delay (DCD)
Source Clock Delay (SCD)
Clock Pessimism Removal (CPR)
Clock Uncertainty: 0.035 ns
Total System Jitter (TSJ)
Total Input Jitter (TIJ)
Discrete Jitter (DJ)
Phase Error (PE)
 23
24
25
26
27
28
29
                                                                                                                                               1 (OBUF=1)
5.000 ns
-4.235 ns (DCD - SCD + CPR)
ay (DCD): 0.000 ns = (20.000 - 20.000)
(SCD): 4.235 ns
/al (CPR): 0.000 ns
0.035 ns ((TSJ)^2 + TIJ^2)^1/2 + DJ) / 2 + PE
(TSJ): 0.071 ns
(TIJ): 0.000 ns
Location
                                                                                                                                              Delay type
                                                                                                                                                                                                                                                                                   I\, n\, c\, r\, (\, n\, s\, ) P\, a\, t\, h\, (\, n\, s\, )
                                                                                                                                                                                                                                                                                                                                                                                                   Netlist Resource(s)
                                                                                                                                               (clock\ sys\_clk\_pin\ rise\ edge)
                                                                                                                                                                                                                                                                                                                                                    0.000 r
0.000 r
                                                                                                                                                                                                                                                                                                                                                                                                in_clk (IN)
in_clk
in_clk IBUF_inst/O
in_clk_IBUF_inst/O
orclk_IBUF_inst/O
BCD_0/in_clk_IBUF_BUFG
BCD_0/out_an_reg[1]/C
                                    E3
                                                                                                                                           net (fo=0)
IBUF (Prop_ibuf_I_O)
net (fo=1, routed)
BUFG (Prop_bufg_I_O)
net (fo=2366, routed)
FDRE
                                                                                                                                                                                                                                                                                                   0.000
                                                                                                                                                                                                                                                                                                   0.000
                                                                                                                                                                                                                                                                                                                                                    0.000
                                                                                                                                                                                                                                                                                                                                                    1.330 r
                                    E3
                                                                                                                                                                                                                                                                                                   1.330
                                                                                                                                                                                                                                                                                                                                                    2 855
                                                                                                                                                                                                                                                                                                                                                    2.931
4.235
                                   BUFGCTRL X0Y16
                                    SLICE X1Y74
                                                                                                                                                                                                                                                                                                                                                                                                BCD_0/out_an_reg[1]/Q
out_an_OBUF[1]
out_an_OBUF[1]_inst/O
out_an[1]
out_an[1] (OUT)
                                                                                                                                             FDRE ( Prop_fdre_C_Q)
net (fo=1, routed)
OBUF ( Prop_obuf_I_O)
net (fo=0)
                                                                                                                                                                                                                                                                                                                                                    4.576 r
                                    {\tt SLICE\_X1Y74}
                                                                                                                                                                                                                                                                                                   0.341
                                                                                                                                                                                                                                                                                                                                                     8.254
                                    K2
                                                                                                                                                                                                                                                                                                                                                11.394
                                                                                                                                               (clock\ sys\_clk\_pin\ rise\ edge)
                                                                                                                                                                                                                                                                                             20.000
                                                                                                                                                                                                                                                                                                                                               20.000 r
                                                                                                                                               clock pessimism
clock uncertainty
output delay
                                                                                                                                                                                                                                                                                                  0 000
                                                                                                                                                                                                                                                                                                                                               20.000
```

4.2 Utilization

4.2.1 Summary

I have the whole report further down. Here is the condensed information in a picture.





Figure 5: Utilization graph

Utilization		Post-Synthesis Po	ost-Implementation
			Graph Table
Resource	Utilization	Available	Utilization %
LUT	902	63400	1.42
FF	2366	126800	1.87
DSP	1	240	0.42
10	35	210	16.67
BUFG	1	32	3.13

Figure 6: Utilization table

I use more ports than needed because i output extra information with the LEDs and also use the whole BCD. The IO could be reduced this way, because who needs 4 digits after the comma. Something thats very interesting is the fact that my design uses an DSP. This is contrary to the other design i saw to compare. The DSP is the DSP48E1 and it is used in the BCD part of my design. It is needed in the part where the number gets calculated for the fractional part of the output temperature.

4.2.2 Whole Report



	0 0 0	126800 126800 31700 15850	1.87 0.00 0.82 0.81	
--	-----------------	------------------------------------	------------------------------	--

$1.1 \ {\tt Summary} \ {\tt of} \ {\tt Registers} \ {\tt by} \ {\tt Type}$

Total Clock Enable Synchronous Asynchronous	Slice F Regis Regis F7 Muxe F8 Muxe	ter as La	lip Flo atch	2366 p 2366 0 259 128		0 0 0 0	12680 12680 12680 3170 1585
Total Clock Enable Synchronous Asynchronous		ary of Re	gisters	bу Туре	7	7	
0		Clock E	nable	Synchron	nous	Async	hronous
Site Type	2 0 3 0 4 0 6 0 6 0 7 0 8 0 9 0 9 27		Yes Yes Yes		eset - - Set		Reset - - Set
Slice	+			 -			Used
3. Memory	Slice SLICE SLICE SLICE LUT as using using using LUT as LUT as LUT as LUT a	M Logic O5 outpu O6 outpu O5 and C Memory s Distrib s Shift l p Flop P used LU F pairs v Control	nt only nt only of uted Registe airs FFF pa with on with on Sets	AM r .irs e unused e unused	Flip	Flop	6 4 4 4 4 0 2 0 4 9 0 2 0 8 3 0 7 2 0 0 0 1 9 8 2 4 1 5 9 1 5 9
3 +	Site Block R RAMBS RAMBS	6/FIFO*	Used 0 0 0	Fixed 0	Ava	135 135 270	0.00
		ach Block FIFO18E1.	RAM T Howev			one FIF	/ O logic cupies

2. Slice Logic Distribution

Site Type	Used	Fixed	Available	Util%
Slice	644	0	15850	4.06
SLICEL	440	0		İ
SLICEM	204	0		İ
LUT as Logic	902	0	63400	1.42
using O5 output only	0	İ		İ
using O6 output only	830	ĺ		ĺ
using O5 and O6	72	ĺ		ĺ
LUT as Memory	0	0	19000	0.00
LUT as Distributed RAM	0	0		İ
LUT as Shift Register	0	0		ĺ
LUT Flip Flop Pairs	198	0	63400	0.31
fully used LUT-FF pairs	24	ĺ		ĺ
LUT-FF pairs with one unused LUT output	159	ĺ		ĺ
LUT-FF pairs with one unused Flip Flop	159	İ	İ	İ
Unique Control Sets	25	İ	İ	İ

3. Memory

Site Type	Used	Fixed	Available	Util%
Block RAM Tile RAMB36/FIFO*	0 0	0	135 135	0.00
RAMB18	0	0	270	, 0.00

* Note: Each **Block** RAM Tile only has one FIFO logic available **and** therefore can accommodate only one FIFO36E1 **or** one FIFO18E1. However, **if** a FIFO18E1 occupies a **Block** RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

Site Type	Used	Fixed	A vailable	Util%
DSPs DSP48E1 only	1 1	0	2 4 0	0.42

5. IO and GT Specific

Site Type	Used	Fixed	A vailable	Util%
Bonded IOB	35	35	210	16.67
IOB Master Pads	16	İ		İ
IOB Slave Pads	17	ĺ		ĺ
Bonded IPADs	0	0	2	0.00
PHY CONTROL	0	0	6	0.00
PHASER REF	0	0	6	0.00
OUT FIFO	0	0	24	0.00
IN FIFO	0	0	24	0.00
IDELAYCTRL	0	0	6	0.00
IBUFDS	0	0	202	0.00
PHASER OUT/PHASER OUT PHY	0	0	24	0.00
PHASER IN/PHASER IN PHY	0	0	24	0.00
IDELAYE2/IDELAYE2 FINEDELAY	0	0	300	0.00
ILOGIC	0	0	210	0.00
OLOGIC	0	0	210	0.00

6. Clocking

Site Typ	e U	sed	Fiz	ced	Av	aila	ble
DSPs DSP48E1 or	nly	1 0 1					2 4 0
. IO and GT	Specifi	c _			r	<i></i>	
Sit	е Туре			j.	Used	F	ixed
Bonded IOB IOB Master IOB Slave Bonded IPAD: PHY CONTROL PHASER REF OUT FIFO IN FIFO IDELAYCTRL IBUFDS PHASER IN/PI IDELAYEZ/IDE ILOGIC Clocking	Pads s PHASER_C HASER_I	V PHY		¢	35 16 17 0 0 0 0 0 0 0 0 0 0 0		35 0 0 0 0 0 0 0 0 0
Site Type	Used	/ Fi:	ed	A v	ailab	le	/ U t
BUFGCTRL 1 0 BUFIO 0 0 0 0 MMCME2 ADV 0 0 0 BUFMRČE 0 0 0 BUFHCE 0 0 BUFHC 0 0 BUFHC 0 0 0						3 2 2 4 6 6 1 2 9 6 2 4	3 0 0 0 0 0

6

Site Typ	e Us	ed	ed Fixed Available			
BSCANE2		0 1	0	1 .	4 0.0	
CAPTUREE2	1	ō	ō		1 0.0	
DNA PORT	1	ō	ō		1 0.0	
EFUSE USR	i	ō	ō		1 0.0	
FRAME ECC	E-0	ŏ	0		1 0.0	
ICAPE2	202	ŏ	0		2 0.0	
	l l	0	0			
PCIE_2_1					1 0.0	
STARTUPE2		0	0		1 0.0	
XADC	/	0	0	 	1 0.0	
3. Primitive	∋s —					
Ref Name	Used	/ F 11	nctiona	l Category	-+	
 -	·	/			-+	
FDRE	2339	ļ	Flo	op & Latch		
LUT6	700			LUT		
MUXF7	259			MuxFx		
MUXF8	128	1		MuxFx	1	
LUT2	68	ĺ		LUT	Ĭ	
LUT5	56	ĺ		LUT	İ	
LUT3	52	ĺ		LUT	İ	
LUT4	50	ĺ		LUT	i	
LUT1	48	i	ì			
CARRY4	44	i	i			
OBUF	28	ł	+			
FDSE	27	ł	ł			
IBUF	7	ł	1.1	op & Latch IO	- }	
OBUFT	2	ł		10	ł	
	1	!	Block	Arithmetic	-	
DSP48E1		ļ	DIOCK		Į.	
BUFG	1	/		Clock	- <i>+</i>	
,		,			,	
). Black Bo	xes					
		+				
Ref Name	Used	Ļ				
,		+				
10. Instanti	ated N	etlis	sts			
		,				
Ref Name	Used	+				
	Used 	+				

8. Primitives

Ref Name	Used	Functional Category
FDRE	2339	Flop & Latch
LUT6	700	LUT
MUXF7	259	MuxFx
MUXF8	128	MuxFx
LUT2	68	LUT
LUT5	56	LUT
LUT3	52	LUT
LUT4	50	LUT
LUT1	48	LUT
CARRY4	44	CarryLogic
OBUF	28	IO
FDSE	27	Flop & Latch
IBUF	7	IO
OBUFT	2	IO
DSP48E1	1	Block Arithmetic
BUFG	1	Clock

9. Black Boxes