# CS 226: Course Project

Ankit Kumar Misra	Devansh Jain	Harshit Varma	Richeek Das
190050020	190100044	190100055	190260036

May 23, 2021

## Contents

Data Paths	1
State Transition Diagram	8
Circuit Diagram	ę
RTL Viewer	10
State Machine Viewer	11

## **Data Paths**

S0

S0

PC -> MEM\_A MEM\_Out -> IR

## Control pins:

Register 3 write (IR) MUX 2 select 01

S1

IR(11-9) -> RF\_A1 RF\_D1 -> T1 S1 IR(8-6) -> RF\_A2 RF\_D2 -> T2 O(16 bit) -> T3

## Control pins:

Register 5 write (T1) Register 6 write (T2) Register 7 write (T3) MUX 6 select 01 MUX 7 select 01

MUX 8 select 0

S2

T1 -> ALU\_A T2 -> ALU\_B S2 ALU\_C -> T3 ALU\_C(16) -> C(flag) ALU\_C(15-0) == 0 -> Z(flag)

### Control pins:

Register 5 write (T1)

MUX 6 select 10 MUX 9 select 10 MUX 10 select 10 if (op\_code is "0000") then alu\_control is 0, carry write, zero write else alu\_control is 1, zero write

S3

S3 IR(5-3) -> RF\_A3 T3 -> RF\_D3

Control pins:

Register 4 write (RF) MUX 3 select 10 MUX 5 select 11

S4

T1 -> ALU\_A
SEIR(5-0) -> ALU\_B
ALU\_C -> T3
ALU\_C(16) -> C(flag)
ALU\_C(15-0) == 0 -> Z(flag)

Control pins:

Register 5 write (T1) MUX 6 select 10 MUX 9 select 01 MUX 10 select 10 carry write, zero write

S5

T3 -> RF\_D3 S5 IR(8-6) -> RF\_A3

## Control pins:

Register 4 write (RF) MUX 3 select 10 MUX 5 select 11

S6

O(6 bit) -> RF\_D3(15-9)

IR(8-0) -> RF\_D3

IR(11-9) -> RF\_A3

### Control pins:

Register 4 write (RF) MUX 3 select 00 MUX 5 select 01

**S7** 

T2 -> ALU\_A S7 SEIR(5-0) -> ALU\_B ALU\_C -> T2

## Control pins:

Register 6 write (T2) MUX 7 select 10 MUX 9 select 01 MUX 10 select 11

S8

T2 -> MEM\_A MEM\_Out -> T3 Z = (T3 == 0)

### Control pins:

Register 5 write (T1) MUX 2 select 00 MUX 6 select 00 MUX 11 select 1 zero write

S9

T2 -> MEM\_A T1 -> MEM\_In

Control pins:

Register 2 write (MEM) MUX 2 select 00

**S10** 

S10 IR(11-9) -> RF\_A3 T3 -> RF\_D3

Control pins:

Register 4 write (RF) MUX 3 select 00 MUX 5 select 11

**S11** 

T1 -> ALU\_A +2 -> ALU\_B ALU\_C -> MEM\_A MEM\_Out -> T2

Control pins:

Register 6 write (T2)

Register 7 write (T3)

MUX 2 select 11

MUX 7 select 11

MUX 8 select 1

MUX 9 select 11

MUX 10 select 01

## **S12**

S12

T3 -> ALU\_A +2 -> ALU\_B ALU\_C -> T3 T3(2-0) -> RF\_A3 T2 -> RF\_D3

## Control pins:

Register 4 write (RF)

Register 5 write (T1)

MUX 3 select 11

MUX 5 select 10

MUX 6 select 10

MUX 9 select 11

MUX 10 select 00

### **S13**

S13

T3 -> ALU\_A +2 -> ALU\_B ALU\_C -> T3 T3(2-0) -> RF\_A1 RF\_D1 -> T2

### Control pins:

Register 5 write (T1)

Register 6 write (T2)

MUX 4 select 1

MUX 6 select 10

MUX 7 select 00

MUX 9 select 11

MUX 10 select 00

## **S14**

S14

T1 -> ALU\_A +2 -> ALU\_B ALU\_C -> T1 T1 -> MEM\_A MEM\_Out -> T2

Control pins:

MUX 12 select 1

Register 2 write (MEM) Register 7 write (T3) MUX 2 select 11 MUX 8 select 1 MUX 9 select 11 MUX 10 select 10

S15

S15

PC -> ALU\_A SEIR(8-0) -> ALU\_B ALU\_C -> PC

Control pins:

Register 1 write (PC) MUX 1 select 0 MUX 9 select 00 MUX 10 select 01

**S16** 

S16

IR(11-9) -> RF\_A3 PC -> RF\_D3 IR(8-6) -> RF\_A2 RF\_D2 -> T2

Control pins:

Register 4 write (RF)

Register 6 write (T2) MUX 3 select 00 MUX 5 select 00 MUX 7 select 01

**S17** 

S17

PC -> ALU\_A SEIR(5-0) -> ALU\_B ALU\_C -> PC

 ${\bf Control\ pins:}$ 

Register 1 write (PC) MUX 1 select 0 MUX 9 select 01 MUX 10 select 01

**S18** 

S18

T2 -> PC

Control pins:

Register 1 write (PC) MUX 1 select 1

 $\mathbf{S}_{lpha}$ 


S\_alpha

PC -> ALU\_A +2 -> ALU\_B ALU\_C -> PC

Control pins:

Register 1 write (PC) MUX 1 select 0 MUX 9 select 11 MUX 10 select 01

## State Transition Diagram



## Edge labels:

```
sb0: OpCode is not (0011 or 1000 or 1001);
```

sb1: [OpCode is (0000 or 0010) with (last two bits are 01 and carry flag unset) or (last two bits are 10 and zero flag unset)] or [OpCode is 1100 with RF\_D1 != RF\_D2];

sb2: [OpCode is (0000 or 0010) with (last two bits are 01 and carry flag set) or (last two bits are 10 and zero flag set) or (last two bits are 00)];

```
sb3: OpCode is 0001;
```

sb4: OpCode is 0011;

sb5: OpCode is (0100 or 0101);

sb6: OpCode is 0100; sb7: OpCode is 0101;

**sb8**: OpCode is 0110;

sb9: T3(2-0) is not 111; sb10: T3(2-0) is 111;

**sb11**: OpCode is 0111;


sb12: T3(2-0) is not 111; sb13: T3(2-0) is 111;

sb14: OpCode is 1100 with RF\_D1 == RF\_D2;


sb15: OpCode is (1000 or 1001);

sb16: OpCode is 1000; sb17: OpCode is 1001;

## Circuit Diagram



## RTL Viewer



## State Machine Viewer

