

CS 226: Course Project

Ankit Kumar Misra	Devansh Jain	Harshit Varma	Richeek Das
190050020	190100044	190100055	190260036


May 23, 2021

Contents

Data Paths	1
State Transition Diagram	8
Circuit Diagram	9
RTL Viewer	10
State Machine Viewer	11

Data Paths

S0




Control pins:

Register 3 write (IR)

MUX 2 select 01

S1



Control pins:

Register 5 write (T1)

Register 6 write (T2)


Register 7 write (T3)

MUX 6 select 01

MUX 7 select 01

MUX 8 select 0

S2



Control pins:

Register 5 write (T1)

MUX 6 select 10

MUX 9 select 10

MUX 10 select 10

if (op_code is "0000") then alu_control is 0, carry write, zero write
else alu_control is 1, zero write

S3

S3

IR(5-3) -> RF_A3
T3 -> RF_D3

Control pins:

Register 4 write (RF)

MUX 3 select 10

MUX 5 select 11

S4

S4

T1 -> ALU_A
SEIR(5-0) -> ALU_B
ALU_C -> T3
ALU_C(16) -> C(flag)
ALU_C(15-0) == 0 -> Z(flag)

Control pins:

Register 5 write (T1)

MUX 6 select 10

MUX 9 select 01

MUX 10 select 10

carry write, zero write

S5

S5

T3 -> RF_D3
IR(8-6) -> RF_A3

Control pins:

Register 4 write (RF)

MUX 3 select 10

MUX 5 select 11

S6

S6

O(6 bit) -> RF_D3(15-9)
IR(8-0) -> RF_D3
IR(11-9) -> RF_A3

Control pins:

Register 4 write (RF)

MUX 3 select 00

MUX 5 select 01

S7

S7

T2 -> ALU_A
SEIR(5-0) -> ALU_B
ALU_C -> T2

Control pins:

Register 6 write (T2)

MUX 7 select 10

MUX 9 select 01

MUX 10 select 11

S8

S8

T2 -> MEM_A
MEM_Out -> T3
Z = (T3 == 0)

Control pins:


Register 5 write (T1)

MUX 2 select 00

MUX 6 select 00

MUX 11 select 1
zero write


S9



Control pins:

Register 2 write (MEM)
MUX 2 select 00


S10



Control pins:


Register 4 write (RF)
MUX 3 select 00
MUX 5 select 11

S11




Control pins:


Register 6 write (T2)
Register 7 write (T3)
MUX 2 select 11
MUX 7 select 11
MUX 8 select 1
MUX 9 select 11
MUX 10 select 01

S12**Control pins:**

Register 4 write (RF)
Register 5 write (T1)
MUX 3 select 11
MUX 5 select 10
MUX 6 select 10
MUX 9 select 11
MUX 10 select 00

S13**Control pins:**

Register 5 write (T1)
Register 6 write (T2)
MUX 4 select 1
MUX 6 select 10
MUX 7 select 00
MUX 9 select 11
MUX 10 select 00

S14**Control pins:**

Register 2 write (MEM)

Register 7 write (T3)


MUX 2 select 11

MUX 8 select 1

MUX 9 select 11

MUX 10 select 10

MUX 12 select 1


S15**Control pins:**

Register 1 write (PC)

MUX 1 select 0


MUX 9 select 00

MUX 10 select 01

S16**Control pins:**

Register 4 write (RF)


Register 6 write (T2)
 MUX 3 select 00
 MUX 5 select 00
 MUX 7 select 01

S17**Control pins:**

Register 1 write (PC)
 MUX 1 select 0
 MUX 9 select 01
 MUX 10 select 01


S18**Control pins:**

Register 1 write (PC)
 MUX 1 select 1

S_α**Control pins:**

Register 1 write (PC)
 MUX 1 select 0
 MUX 9 select 11
 MUX 10 select 01

State Transition Diagram



Edge labels:

sb0: OpCode is not (0011 or 1000 or 1001);

sb1: [OpCode is (0000 or 0010) with (last two bits are 01 and carry flag unset) or (last two bits are 10 and zero flag unset)] or [OpCode is 1100 with RF_D1 != RF_D2];

sb2: [OpCode is (0000 or 0010) with (last two bits are 01 and carry flag set) or (last two bits are 10 and zero flag set) or (last two bits are 00)];

sb3: OpCode is 0001;

sb4: OpCode is 0011;

sb5: OpCode is (0100 or 0101);

sb6: OpCode is 0100; sb7: OpCode is 0101;

sb8: OpCode is 0110;

sb9: T3(2-0) is not 111; sb10: T3(2-0) is 111;

sb11: OpCode is 0111;


sb12: T3(2-0) is not 111; sb13: T3(2-0) is 111;

sb14: OpCode is 1100 with RF_D1 == RF_D2;


sb15: OpCode is (1000 or 1001);

sb16: OpCode is 1000; sb17: OpCode is 1001;

Circuit Diagram



RTL Viewer



State Machine Viewer

