

# **Faculty of Computing, Online Examinations 2021**

STUDENT NAME	LNP Ariyarathna	7-1	
INDEX NUMBER (NSBM)	21386	YEAR OF STUDY AND SEMESTER	Year 1 semester 2
MODULE NAME (As per the paper)	Computer architecture		
MODULE CODE	CS104.3		
MODULE LECTURER	Mr. Gayan Perera	DATE SUBMITTED	2021/10/11

#### For office purpose only:

GRADE/MARK		
COMMENTS		

# **Declaration**

#### PLEASE TICK TO INDICATE THAT YOU HAVE SATISFIED THESE REQUIREMENTS

- ✓ I have carefully read the instructions provided by the Faculty
- ✓ I understand what plagiarism is and I am aware of the University's policy in this regard.
- ✓ I declare that the work hereby submitted is my own original work. Other people's work has been used (either from a printed source, Internet or any other source), has been properly acknowledged and referenced in accordance with the NSBM's requirements.
- ✓ I have not used work previously produced by another student(s) or any other person to hand in as my own.
- ✓ I have not allowed, and will not allow, anyone to copy my work with the intention of passing it off as his or her own work.
- ✓ I hereby certify that the individual detail information given (name, index number and module details) in the cover page are thoroughly checked and are true and accurate.

I hereby certify that the statements I have attested to above have been made in good faith and are true and correct. I also certify that this is my own work and I have not plagiarized the work of others and not participated in collusion.


Date: .....2021/10/11...... \*\*E- Signature:

\*\*Please attach a photo/image of your signature in the space provided

#### question 1

1.

Instruction set architecture is what the computers software preview. And it is a arithmetic and logical view. ISA provides all information needed for someone that wants to write a program in machine language. Simply ISA defines all of the programmer-visible components and operations of the computer.



Date......

2) ) 16 + 48 = 64 6145

11) 216 2 65536 6148

11) 248 = 2<sup>20</sup> × 2<sup>20</sup> × 2<sup>8</sup>
2 2<sup>28</sup> Mb.

Machine cycle

3)


Fetch > decode > execute > store

Fetch - In fetch, the control unit look at at the program program Counter register (PC) to get the memory address of next instruction. Then request the memory and places it in the IR.


Decode - decode the instructions & stored in the instruction register. (IR)

Execute - Process the given command.


store - white result of the instruction in to main memory.




# **Question 2**



NA.	Alchard	
9	spartial locality	temporal locality
7	previously performed instructions to previously performed instruction are expected to be executed shortly. In Sparttal locality.	executed again Very soon
*	for a lot of memory	* locality in time  * In it refers to the execution trend of accessing memory location that have been Msited lately.
8	each time new data comes *	Bach time Same data Comes execution.






	Questio	on 3	(1	40, 19, 40	(A = A) = = 12-	
		dampak	adure			
3	) a)	tempera	adure of En	gine - x		-
		Cabin	pressure	- 4		
		rotation	speed of	the shaft - 2		
	1-			1	f= output	
	, re	9	Z	8.42	F-2 x, Cy+z).	
	0	0	0	0	0-	
	0	0	1	1	0	
	0	1	0	010	0	
1	0	1	1	1	0	
	1	0	0	0	0	
	1	6	1		1	
	1	1	0	1	12	
	1 1	111	1	1		
14				. /		
	6)		1			
-	ŧ	= 2y	2 + 242	2 + 26 g z		
		2 2 5	12 + 21 4	2 + xy = +	xyz	
		2 22	: + xy			
			4			
c		20 4	2			
1		se y	1			
		1-1-	22	1 1		
			195			
					f = ny + n	7
			2			
			1			
			1			
	STATE OF THE PARTY OF					

-			-	t	1	-	
2	F	= (A+	B)	-(A!	· B')	. (	C+B)
	100V	6500	11	2160	169/		-

						,			1 P = (A+A)
A		B	c	A'	8	(4 + B)	(A'.B)	(c+8)	(4'.8)
0		0	0	. 1	1	1	0	1	(C+B)
0		0	5.1		1	15	01	1	0
0	3	1	0	1	0	0	1	0	0
0	)	1	1 -	1	0	0	1	1	0
1	>	0	0	0	1	0,	1	1	0
1		0	1	0	1	0	1	1	0
1		1	0	0	0	0	1	0	0
1		1	1	0	0	0	1	1	6




2.3 a) P = A + (A'. B) P = A + (A'. B) F = (A + a) (AB + Ab'), F = (A + A') (A + B)  $F = A (A' \cdot B)$  (A+B) A (A + B) 2 (A+B) b) F = (A+c) (AD + AD') + Ac + C P = (A+C) A. (D+D') + AC+C) P= (A+c). A +Ac+c+c z Atc. c) F. 2 A B'C' + A'B'C + A'B'C

P 2 A'B'C' + A'B'C + AB'C' + AB'C z A'B' Cc'+c) + AB' Cc'+c) z A'B' + AB' 2 B' CA'+\*) = B'


# functionality of the Multiplexer

Various devices can share multiple input signals from a single device or resource, such as a single digital converter that converts one analog signal to one digital signal, or a single communication transmission line. Boolean functions can be executed on many variables using multiplexers.



# **Question 4**

	Sichard.
	Question 4
	1) register is a temporary memory storage, which stores
	date and instructions that are being used by the
	oper Thore are 4 tupes of registers.
	) Program Counter (PC)
	instruction register (IR)
	s) Memory Address register (MAR)
	4) Memory doda register CMDR)
	= Da D = 1. The half the address of the function
	The Program counter - It holds the address of the function.
	2) instruction register - It holds instruction code 3) Memory address register - It holds address for the memory.
	4) Memory data register- It holds memory operand.
)	Number of addresses = 2 Address bus width.
	2 264
	Capacity of memory = 264 × 8 bits
	2 264 x 28 bits
	2 264 bytes
	2 282 TB.,
3	Number of addresses = 2 Address bus with
	Address bus words
	A 20 = 2 Address bus width
	23 × 220 = 2 Address bus width
	therefore, Address bus width = 28 bits.
	RICHARD




# **Question 5**


1)

- ✓ Because sequential circuits contain a memory element, they may be utilized to store digital data
- ✓ Because the output of sequential circuits is dependent on the current and previous inputs, they may be used to compare the condition of a panel.
- ✓ Because the clock signal is so important to the system, we may utilize it as the system's power value, which can then be used as the system's primary switch.

2)



The "Data" input is referred to as the single input "D." As a result, it will not change its state and will store the data that was present on its output before to the clock shift. To put it another way, the output is "latched" at 0 or 1.



Because the output remains constant unless the state of the D input is altered followed by a rising clock signal, the D Flip Flop functions as an electronic memory component.

The D Flip Flop is a shift register building piece. For example, after 8 clock cycles, a byte (8 bits) of information may be stored by cascading eight D Flip Flops in sequence.

A simple divide by two circuit is built by connecting the inverting output of the D Flip Flop to the D input, in which the D output changes state at half the frequency of the clock signal. A countdown timer may be made by cascading D flip flops and using the right combination of external combinational logic gates.

		·	