



Sequential logic circuit

No:

Date: / /

logic circuits

combinational circuit sequential circuit



- generally consist several inputs
- Several output signals
- and an Interconnection of gates.
- when we apply same inputs. The combinational circuit always gives the same output
- every input has a unique single output.

Synchronous Asynchronous

- Sequential circuits are built of memory elements and combinational logic devices.
- The output of the circuit not only depends on the inputs but also with the current content on its memory.
- So these circuits produce different outputs for the same input depends on what's stored in the memory.

previous output Affect ചെന്നു

new output ചെന്നു →

new input + previous output = new o/p


Sequential circuit

Synchronous S.L.S

Asynchronous S.L.S

- Various blocks of the logic circuit are triggered by the same clock signal.
 - The clock signal called, "master clock".
 - Therefore the output of these blocks change at the same time.
- In this type, various parts of the circuit triggered by different signals.
- So, the outputs of different blocks of the circuit can change at different instances.

- in sequential circuit the present output depend on the present input as well as past output / outputs.




flip-flops
counters
registers.


Sequential \rightarrow mainly methods signals, clock 2005, triggering methods.

What is clock (CLK) (important)

clock is a signal / it decide the time of input.



The circuit (flip-flop) works when the clock is in High pulses.



The flip-flop is functional in the leading edge and falling edge.

leading \rightarrow Low to High pulse

Falling \rightarrow High to low pulse.

clock cycle or period - The it takes the clock to change from 1 to 0, and back to 1 is clock cycle or period.


Duty cycle \rightarrow Ratio of time the signal High \uparrow out of total time.

$$= \frac{t/2}{t} \leftarrow \text{total time}$$

Atlas $\frac{1}{2} = 50\%$ of \uparrow High signals.


memory

memory → primary | Secondary & registers.




* memory hierachies.

- Speed is high
- Capacity is low.
- access time is low
- near to CPU
- cost is high / expensive.



- Speed is low
- increase capacity
- increase access time
- Slow and cheap
- Away from CPU




> Primary memory.


- Primary memory works in tandem with the CPU to store data, programs and processed information.
- Primary memory determines the size and number of programs that can be run simultaneously.

> Register.



- register is called group of latches combined.
 - Can store a single number.
 - number of latches is called the width of that register.
- 8-bit | 16-bit | 32-bit | 64-bit.

8-bit register. D - Write (input) Q - Read (output) E - Enable.





Address expansion



	8 × 64 bit	8 × 16 bit	A.B.W.
D.B.W.	8 bit	8 bit	$2^n = 64$
A.B.W.	6 bit	4 bit	<u>$n = 2^6$</u>
Memory Capacity	64 byte	16 byte	<u>$n = 2^6$</u>


$$2^n = 16$$

$$\underline{n = 4}$$

$$16 \times 4 = 64$$

$$\text{Decoder} = 6 - 4 = 2$$

$$2^2 = 4$$



	4 × 16 K	1 × 4 K	
D.B.W.	4 bit	1 bit	$4 \times 16 K$
A.B.W.	14 bit	12 bit	$2^2 \times 2^4 \times 2^{10}$
Memory Capacity	8 KB	0.5 KB	2^8

$$2^3 \times 2^{10}$$


$$\underline{2^{16}}$$

$$8 \text{ KB}$$

$$\frac{4 \times 16}{4 \times 4} = 16$$

$$\frac{1 \times 2^2 \times 2^{10}}{2 \times 2^{10}} = 2^{8+1}$$

$$\frac{1 \times 2^{10}}{2 \times 2^{10}} = 0.5 \text{ KB}$$




ALU

main

Registers
 PC - program counter
 MAR - memory address register
 MDR - data " ACC
 IR - Instruction register.

① cycle ② → Fetch, decode, execute steps.

Steps



steps of both instructions work same as above
 except that Acc + Temp both starts at base 500. So, b7A b7B

fetch

Decode

[1000] [6]

[500] []

[6] []

execute

[500] [Sub 1001] [500] [Sub 1001] [1001] [2]

[500] [Sub 1001] [501] [Sub 1001] [501] []





[6] []

[6] []



(1) ← Value 2021

Ans makes


tempory



So we can write how many address we need to store
And And we need to reserve data fetch data from.



triggering methods



* 2 methods of triggering

- Level
- EDGE


↑^{+ve edge}
↓^{-ve edge}



→ normal clock signal.


Level triggering

- whenever the clock remains in high there will be a transition in flip-flops / Latch



Latch

What is a latch.



- A latch is a data storage device that can store 1 bit of information.


- The basic digital storage (Latch) made by crosscoupling two NOT gates.

- The outputs of each NOT gates are connect to the input of each other. This combination called latch.

edge triggering



1) +ve edge triggering

- When the clock signal is in rising edge (low to high pulse) there will be a transition in flip-flops or Latch




2) -ve edge triggering


- When the clock signal in the falling edge (high to low pulse) there will be a transition in memory (flip-flop or latch).



Edge triggering :



(2) SR Latch (set reset latch)



NOR gate T.T.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NOR
NAND
2 inputs max.


$$R \rightarrow Q$$

$$S \rightarrow \bar{Q}$$

- SR Latch using -
- NOR gate.

(R) Reset Q = 0	(R) Reset Q = 1
(S) Set Q = 1 NOR	(S) Set Q = 0 NAND


1) case ① S=0 / R=1 , Q=0 / $\bar{Q}=1 \rightarrow$ Reset



$$S=0, R=1, Q=0, \bar{Q}=1 \rightarrow \text{Hold State.}$$

B	R	Q	\bar{Q}
0	0	memory (before)	1
0	1	0	1
1	0	1	0
1	1	not allowed	


2) case ② B=1 / R=0 , Q=1 / $\bar{Q}=0 \rightarrow$ set



$$S=0, R=0, Q=1, \bar{Q}=0 \rightarrow \text{Hold State.}$$

State	S	R	Q _{n+1}
Hold	0	0	Q _n
Reset	0	1	0
Set	1	0	1
NA	1	1	NA

3) Case ③ S=1 / R=1 , Q=0 / $\bar{Q}=0 \rightarrow$ NOT Allowed




$$S=0 / R=0, Q=1 / \bar{Q}=0$$

State	S	R	Q	\bar{Q}	S	R	Q _{n+1}
(Hold)	0	0	NA	0	0	0	NA
(Reset)	0	1	0	1	0	1	0
(Set)	1	0	1	0	1	0	1
NA	1	1	Q _n	1	1	Q _n	Q _n

SR Latch NAND

SR - Latch Timing Diagram (NOR gate)

(3)




flip-flop vs Latch

flip-flop → Edge-triggering Sensitive


Latch → level triggering

- SR latch controlled input. (with NAND gate)



NAND T.T.		
X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

Latch waveforms



level triggering

$$S^* = \overline{S \cdot En}$$

$$R^* = \overline{R \cdot En}$$

$$S = 0 \quad | \quad R = 0 \quad | \quad En = 0$$

$$S^* = \overline{0 \cdot 0} = 1$$

$$R^* = \overline{0 \cdot 0} = 1$$

(1, 1) = Q_n / memory.

S	R	Q _{out}
0	0	NA
0	1	1
1	0	0
1	1	Q _n

SR Latch


NAND T.T.

Reduced

S	R	Q	\bar{Q}
0	0	NA	
0	1	1	0
1	0	0	1
1	1	Q _n	


SR Latch
with NAND
T.T.

Flip-flop waveforms



edge triggering


SR - Flip flop (NAND gate)



SR latch with NAND T.T.

S^*	R^*	Q	\bar{Q}
0	0	NA	
0	1	1	0
1	0	0	1
1	1	Qn	1

Q Reset(R) $\rightarrow 1$
Set(S) $\rightarrow 0$



SR - flip flop. (Edge)

CLK	S	R	Q	\bar{Q}
Low	0	0	Qn	Qn
	0	1	Qn	Qn
	1	0	Qn	Qn
	1	1	Qn	Qn
High	1	0	Qn	Qn
	1	1	0	1
	1	0	1	0
	1	1	NA	NA

Low.

1) $S^* = 1 + 1 = 1 \rightarrow (1, 1)$ Qn memory
 $R^* = 1 + 1 = 1$

2) $S^* = 1 + 1 = 1 \rightarrow (1, 1)$ Qn
 $R^* = 0 + 1 = 1$

3) $S^* = 0 + 1 = 1 / R^* = 1 + 1 = 1 \rightarrow Qn$

4) $S^* = 0 + 1 = 1 / R^* = 0 + 1 = 1 \rightarrow Qn$

$x + 1 = 1$

Truth table \rightarrow next p.g.

AN	S	R	Q	\bar{Q}
1	1	0	1	0
0	0	1	0	1
1	1	1	1	1
0	0	0	0	1

$x + 0 = 1$
 $x = 1$

$x = 1$

Tables \rightarrow SR - Flip Flop (Truth table ④)

20.3 / 21.2

Truth table.

CLK	S	R	Q_{n+1}
0	0	0	Q_n
0	0	1	Q_n
0	1	0	Q_n
1	1	1	Q_n
-1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	NA

n.s.

characteristic table

S	R	Q_n	Q_{n+1}
0	0	0	0 (Q_n)
0	1	0	1 (Q_n)
0	0	1	0
1	0	0	1
1	1	0	1
1	0	1	NA

$Q_{n+1} \rightarrow$ This is depend on your inputs and previous state.
(S, R, Q_n)

$Q_{n+1} \rightarrow$ next state

$Q_n \rightarrow$ present state.

Excitation table.

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

When
CLK=1
(High)


Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	0
1	1	0	1
1	1	1	X

3 inputs

$2^3 = 8$ combinations.


inputs $\rightarrow Q_n$

D = flip-flop



outputs $\rightarrow S$

R



$$2^2 = 4$$

find the value of Q_{n+1}

SR		00	01	11	10
Q_n		0	0	X	1
2	1	1	0	X	1



$$\begin{aligned} Q_{n+1} &= 1 + 2 \\ &= S + Q_n R \end{aligned}$$

S R

D - Flip-flop (Data flip-flop)

D - flip flop using SR - flip flop

CLK	S	R	Q _{n+1}
0	0	0	Q _n
0	0	1	Q _n
0	1	0	Q _n
0	1	1	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	NA



CLK	D	Q _{n+1}
0	0	Q _n
0	1	Q _n
1	0	Q _n
1	1	0

Reduced T.T.


$$D=0, S=0 \mid R=1 \\ D=1, S=1 \mid R=0$$

Q	Q _{n+1}	D
0	0	0
0	1	-
1	0	0
1	1	1


excitation table.

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

complete T.T. character
Diagram $Q_{n+1} = D$



to sample & latches





JK - flip-flop

(5)

മെക ലോജിക്.

- Using SR - flip flop.

CLK	S	R	Q _{n+1}
0	0	0	Q _n
0	0	1	Q _n
0	1	0	Q _n
0	1	1	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Not used



- 1) CLK = 0 Q_n (memory)
- 2) CLK = 1 J = 0, K = 1, Q = 0, Q̄ = 1
- 3) CLK = 1 J = 1, K = 0, Q = 1, Q̄ = 0
- 4) CLK = 1 J = 0, K = 0, Q = Q_n, Q̄ = Q̄_n

a) CLK = 1 J = 1, K = 1
Assume Q = 0, Q̄ = 1

Q_{n+1} = 0 → 1

Outputs, Q = 0, 1, 0, 1, ... → 1 → 0
Q̄ = 1, 0, 1, 0, ...

Q_n = Q̄_n

output = Q̄_n

CLK	J	K	Q _{n+1}
0	0	0	Q _n
0	0	1	Q _n
0	1	0	Q _n
0	1	1	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Q _n ← toggle

J	K	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	Q _n


reduced T.T.

Q	Q _{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0



excitation table.

CK=1	J	K	Q _n	Q _{n+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

Character [complete . TT.]



T_{TL} Flip Flop (Toggle in JK-FF)



	CLK	ctrl	Qnt1
low {	0	0	Q _n
	0	1	Q _n
High {	1	0	Q _n
	1	1	Q _n

Q	Qnt1	T
0	0	0
0	1	1
1	0	1
1	1	0


T	Qnt1
0	Q _n
1	Q _n

reduced T.T.



T	Q _n	Q _n
0	0	0
1	1	1
1	0	1
0	1	0

Compleat T.T.

K	C	IN ₀	Q
x	0	0	0
x	1	1	0
0	x	0	1
1	x	1	1



2nd method




PP. 319 p. 10

(3)

Race-around condition - JK flip flop

toggle and Race-around are different.

toggle \rightarrow controlled , Race around - not controlled



Conditions to overcome racing,

- 1) $T/2 <$ propagation delay of the flip-flop
- 2) edge triggering
- 3) master slave