

Faculty of Computing, Online Examinations 2021

STUDENT NAME	LNP Ariyarathna		
INDEX NUMBER (NSBM)	21386	YEAR OF STUDY AND SEMESTER	Year 1 semester 2
MODULE NAME (As per the paper)	Computer architecture		
MODULE CODE	CS104.3		
MODULE LECTURER	Mr. Gayan Perera	DATE SUBMITTED	2021/10/11

For office purpose only:

GRADE/MARK	
COMMENTS	

Declaration


PLEASE TICK TO INDICATE THAT YOU HAVE SATISFIED THESE REQUIREMENTS

- ✓ I have carefully read the instructions provided by the Faculty
- ✓ I understand what plagiarism is and I am aware of the University's policy in this regard.
- ✓ I declare that the work hereby submitted is my own original work. Other people's work has been used (either from a printed source, Internet or any other source), has been properly acknowledged and referenced in accordance with the NSBM's requirements.
- ✓ I have not used work previously produced by another student(s) or any other person to hand in as my own.
- ✓ I have not allowed, and will not allow, anyone to copy my work with the intention of passing it off as his or her own work.
- ✓ I hereby certify that the individual detail information given (name, index number and module details) in the cover page are thoroughly checked and are true and accurate.

I hereby certify that the statements I have attested to above have been made in good faith and are true and correct. I also certify that this is my own work and I have not plagiarized the work of others and not participated in collusion.

Date:2021/10/11.....

****E- Signature:**




****Please attach a photo/image of your signature in the space provided**

question 1

1.

Instruction set architecture is what the computers software preview. And it is a arithmetic and logical view. ISA provides all information needed for someone that wants to write a program in machine language. Simply ISA defines all of the programmer-visible components and operations of the computer.



2) i) $16 + 48 = 64 \text{ bits}$

ii) $2^{16} = 65536 \text{ bits}$

iii) $2^{48} = 2^{20} \times 2^{20} \times 2^8$
 $= 2^{28} \text{ Mb}$

3)

Machine cycle



Fetch \rightarrow decode \rightarrow execute \rightarrow store

Fetch - In fetch, the control unit look at the ~~program~~ program counter register (PC) to get the memory address of next instruction. then request the instruction from main memory and places it in the IR.

Decode - decode the instructions stored in the instruction register (IR)


Execute - Process the given command.

store - ~~write~~ ^{write} result of the instruction into main memory.



- 5)
- | fixed length | Variable length |
|---|--|
| * All the records in the file are same size | * Different records in the file have different sizes |
| * Leads to memory ^{wastage} | * Memory Efficient |
| * Access to records is faster | * Access to records is slower |

Question 2



2)

spatial locality

temporal locality

* ~~Nearby~~ Nearby instructions to previously performed instructions are expected to be executed shortly. in spatial locality.

* A recently performed instruction is likely to be executed again very soon in Temporal locality.

* locality in space

* locality in time


* It refers to the tendency for a lot of memory regions to be involved in the execution of the Program.

* ~~It~~ it refers to the execution trend of accessing memory location that have been visited lately.

* each time new data comes to execution.

* Each time same data comes to execution.

SRAM	DRAM
SRAMs are low density devices.	DRAMs are high density devices.
they are used in cache memories.	they are used in main memories.
faster than DRAM.	slower
transistors are used to store information	Capacitors are used to store information.
advantages. low power consumption and faster access speed.	low cost of memory ^{manufacturing} and greater memory capabilities.



MAR - Holds the address of the memory location from which information will be read from or to which data will be written to.


MDR - used to temporary store information read from or written to memory.

(5)

$$4V = IR$$

$$R_2 + R_3 = 8\Omega + 4\Omega$$

$\therefore I_1 = I_2$ (Because the potential difference and the current are the same)



i) $4V = IR$

$$I_T = \frac{4V}{R}$$

$$I_T = \frac{4V \cdot 12V}{12V}$$

$$I_T = 1A$$

ii) $I_1 + I_2 = I_T$

$$2I_2 = 1A$$

$$I_2 = \frac{1}{2}A$$

$$I_2 = 0.5A$$

Question 3

Question ③

- ③ i) a) ~~temperature~~ temperature of Engine - x
Cabin pressure - y
rotation speed of the shaft - z


$f = \text{output}$

x	y	z	$y+z$	$f = x(y+z)$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

b)


$$\begin{aligned}
 f &= x\bar{y}z + xy\bar{z} + xyz \\
 &= x\bar{y}z + xy\bar{z} + xy\bar{z} + xyz \\
 &= xz + xy
 \end{aligned}$$

c)



2) $F = (A+B)' \cdot (A' \cdot B')' \cdot (C+B)$

A	B	C	A'	B'	(A+B)'	(A'·B')'	(C+B)	$F = (A+B)' \cdot (A' \cdot B')' \cdot (C+B)$
0	0	0	1	1	1	0	1	0
0	0	1	1	1	1	0	1	0
0	1	0	1	0	0	1	0	0
0	1	1	1	0	0	1	1	0
1	0	0	0	1	0	1	1	0
1	0	1	0	1	0	1	1	0
1	1	0	0	0	0	1	0	0
1	1	1	0	0	0	1	1	0



3 a) $F = A + (A' \cdot B)$
 ~~$F = (A + C) (AD + AD')$~~
 $F = A \cdot 1 \cdot (A' \cdot B)$
 $= A (1 + B)$
 $= A \cdot 1 = A$

$F = A + (A' \cdot B)$
 $F = (A + A') (A + B)$
 $= 1 (A + B)$
 $= (A + B)$

b) $F = (A + C) (AD + AD') + AC + C$

$F = (A + C) A \cdot (D + D') + \overbrace{AC + C}^{C(A+1)}$

$F = (A + C) \cdot A + \cancel{AC} + \cancel{C} + C$

$= AA + AC + C$

$= A \underbrace{A}_{1} + AC + C$

$= A (1 + C) + C$

$= A + C$

c) $F = \cancel{A'B'C'} + \cancel{A'B'C} + \cancel{A'B'C}$

$F = A'B'C' + A'B'C + AB'C' + AB'C$

$= A'B' (C'C' + C) + AB' (C'C' + C)$

$= A'B' + AB'$

$= B' (CA' + A)$

$= B'$

4)

functionality of the Multiplexer

Various devices can share multiple input signals from a single device or resource, such as a single digital converter that converts one analog signal to one digital signal, or a single communication transmission line. Boolean functions can be executed on many variables using multiplexers.


Full adder.

5) ~~Functionality of Multiplexer~~

Truth table

Input			Output	
A	B	C_{in}	Sum	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

logic circuit



* ~~Multiple devices can exchange multiple input signal from one device or resource.~~

Question 4

Question 4

- 1) register is a temporary memory storage, which stores data and instructions that are being used by the CPU. There are 4^{main} types of registers.

- 1) Program Counter (PC)
- 2) Instruction register (IR)
- 3) Memory Address register (MAR)
- 4) Memory data register (MDR)

- 1) ~~PC~~ Program Counter - It holds the address of the function.
- 2) Instruction register - It holds instruction code
- 3) Memory address register - It holds address for the memory.
- 4) Memory data register - It holds memory operand.

2) Number of addresses = $2^{\text{Address bus width}}$
 $= 2^{64}$

$$\begin{aligned}\text{Capacity of memory} &= 2^{64} \times 8 \text{ bits} \\ &= 2^{64} \times 2^3 \text{ bytes} \\ &= 2^{67} \text{ bytes} \\ &= 2^{32} \text{ TB.}\end{aligned}$$

3) Number of addresses = $2^{\text{Address bus width}}$
 $8 \text{ M} = 2^{\text{Address bus width}}$
 $8 \times 2^{20} = 2^{\text{Address bus width}}$
 $2^3 \times 2^{20} = 2^{\text{Address bus width}}$

Therefore,
Address bus width = 23 bits.

4) Number of addresses $= 2^{\text{Address bus width}}$
 $= 2^{32}$

Capacity of memory $= 2^{32} \times 8 \text{ bits}$
 $= 2^{32} \times 2^3 \text{ bits}$
 $= 2^{35} \text{ bytes}$
 $= 2^2 \text{ GB}$
 $= 4 \text{ GB}$

5) ~~$4 \times 8 \text{ k}$~~

Question 4


Part 5

4 x 8k memory.
 width of address bus = 8k = $2^3 \times 2^{10} = 2^{13} = 13$ bits.
 width of data bus = 8 bits.

1 x 2k memory.

width of address bus = 2k = $2^1 \times 2^{10} = 2^{11} = 11$ bits.

width of data bus = 1 bits.



Question 5

1)

- ✓ Because sequential circuits contain a memory element, they may be utilized to store digital data.
- ✓ Because the output of sequential circuits is dependent on the current and previous inputs, they may be used to compare the condition of a panel.
- ✓ Because the clock signal is so important to the system, we may utilize it as the system's power value, which can then be used as the system's primary switch.

2)

2)

A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

S	R	Q	\bar{Q}
0	0	Not set	
0	1	0	1
1	0	1	0
1	1	latch	

Case (1)

	S	R	Q	\bar{Q}	
	0	1	0	1	
Remove input	0	0	0	1	latch

Case (2)

	S	R	Q	\bar{Q}	
	1	0	1	0	
Remove input	0	0	1	0	latch


Case (3)

	S	R	Q	\bar{Q}	
	1	1	0	0	
	0	0	1	0	not latch


3)

The "Data" input is referred to as the single input "D." As a result, it will not change its state and will store the data that was present on its output before to the clock shift. To put it another way, the output is "latched" at 0 or 1.


4)



5)



* ~~executing~~ of 3 instructions goes on in sequence.



* Execution of 3 instructions goes on overlapped.

Pipelining is a process of arrangement of hardware elements of the CPU such that its overall performance is increased. We can arrange the hardware such that more than one operation performed at the same time by using pipelining.

We can improve the performance of CPU by using Pipelining.

6)

Because the output remains constant unless the state of the D input is altered followed by a rising clock signal, the D Flip Flop functions as an electronic memory component.

The D Flip Flop is a shift register building piece. For example, after 8 clock cycles, a byte (8 bits) of information may be stored by cascading eight D Flip Flops in sequence.

A simple divide by two circuit is built by connecting the inverting output of the D Flip Flop to the D input, in which the D output changes state at half the frequency of the clock signal. A countdown timer may be made by cascading D flip flops and using the right combination of external combinational logic gates.

