

Faculty of Computing , Online Examinations 2022

STUDENT NAME	ACJD Silva		
INDEX NUMBER (NSBM)	22795	YEAR OF STUDY AND SEMESTER	Year 1 Semester 2
MODULE NAME (As per the paper)	CS104.3 – Computer Architecture		
MODULE CODE	CS104.3		
MODULE LECTURER	Mr. Iman Ashley	DATE SUBMITTED	✓ 15.08.2022

For office purpose only:

GRADE/MARK	
COMMENTS	

Declaration


PLEASE TICK TO INDICATE THAT YOU HAVE SATISFIED THESE REQUIREMENTS

- ✓ I have carefully read the instructions provided by the Faculty
- ✓ I understand what plagiarism is and I am aware of the University's policy in this regard.
- ✓ I declare that the work hereby submitted is my own original work. Other people's work has been used (either from a printed source, Internet or any other source), has been properly acknowledged and referenced in accordance with the NSBM's requirements.
- ✓ I have not used work previously produced by another student(s) or any other person to hand in as my own.
- ✓ I have not allowed, and will not allow, anyone to copy my work with the intention of passing it off as his or her own work.
- ✓ I hereby certify that the individual detail information given (name, index number and module details) in the cover page are thoroughly checked and are true and accurate.

I hereby certify that the statements I have attested to above have been made in good faith and are true and correct. I also certify that this is my own work and I have not plagiarized the work of others and not participated in collusion.

Date: 15.08.2022

**E- Signature:



Question 1


Question 01

22795

i. simplification and reduces the complexity of the circuit design.

Reduces the number of steps and increases the efficiency of the circuit.

Decreases the number of gates and cost of the hardware.



iii. a. $(\bar{x} + z)(\bar{x}y)$

b. $(\bar{x} \cdot \bar{y}) \cdot (\bar{y} + z)$

$$\begin{aligned}
 &= (\bar{x} + z) + (\bar{x}y) \\
 &= (\bar{x} \cdot \bar{z}) + (\bar{x} + \bar{y}) \\
 &= (\bar{x} \cdot \bar{z}) + (\bar{x} + y) \\
 &= \bar{x}(\bar{z} + 1 + y) \\
 &= \bar{x}(\bar{z} + 1) //
 \end{aligned}$$

$$\begin{aligned}
 &= (\bar{x} \cdot \bar{y}) + (\bar{y} + z) \\
 &= (\bar{x} \cdot \bar{y}) + (\bar{y} \cdot \bar{z}) \\
 &= (\bar{x} \cdot \bar{y}) + (y \cdot \bar{z})
 \end{aligned}$$

IV. a.

	A	B	C	D	Z
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	X
9	1	0	0	1	0
10	1	0	1	0	X
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	X
14	1	1	1	0	0
15	1	1	1	1	X


MSB LSB
ABCD

b.

AB	00	01	11	10
00	1	0	0	1
01	0	1	1	0
11	0	X	X	0
10	X	0	0	X

(I) (II)

(I) + (II) $\Rightarrow \bar{B} \cdot \bar{D} + B \cdot D$



Question 2

2)



A	B	C	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$\begin{aligned}
 \text{Sum} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \\
 &= \bar{A}x + A\bar{x} \quad \begin{array}{l} \bar{B}C + B\bar{C} \\ B \oplus C \end{array} \\
 &= A \oplus x
 \end{aligned}$$

$$\text{Sum} = \underline{\underline{A \oplus B \oplus C}}$$

$$\therefore x = B \oplus C$$

$$\begin{aligned}
 \text{Carry} &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\
 &= \bar{A}BC + A\bar{B}C + AB(\bar{C} + C)
 \end{aligned}$$

$$\begin{aligned}
 &= \bar{A}BC + A\bar{B}C + AB \\
 &= \bar{A}BC + A(\bar{B}C + B) \\
 &= \bar{A}BC + A(\bar{B} + C) \\
 &= \bar{A}BC + A\bar{B} + AC \\
 &= B(\bar{A}C + A) + AC \\
 &= B(C + C) + AC \\
 &= \underline{\underline{AB + BC + AC}}
 \end{aligned}$$



ii) Fail safe switches :- f_1, f_2, f_3
Emergency shut down :- E

system shutdown :- S

F_1	F_2	F_3	E	S
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


Question 3

Question 03

22795.


i. It executes instructions that stored in main memory.

It contains transistors.



Every computation fetches data from main memory then processes it and sends to memory.

a. When data moves between Processor and memory. it creates latency since they are separated.



Even the Processor perform tasks faster it will be idle for a time to fetch data from the memory. This creates the von-Neumann bottleneck.

b.

c. Caching \rightarrow store the frequently used data in a special area.


Pre fetching \rightarrow Sending data to a specific location before it's being requested.

iii. Arithmetic logical unit performs Arithmetic operations such as Addition, Subtraction, multiplication and division and logical operations like And, OR, NOT, XOR.

Example :-

A = 00100110 B = 00001001

Control line = 111 (XOR)



IV	Address	Contents	
	499	LDA 1000	Load 1000 to memory address manager (MAR)
	500	SUB 1001	-
	501	STO 1002	Store the results in 1002.
	502	JMP 600	Jump to instruction on 600.
	1000	6	Contents at memory location 1000.
	1001	2	Contents at memory location 1001
	1003		Free memory.

Question 4

Question 4

1. 3×512 bits

memory c.

Chip size intake = $\frac{3 \times 512}{8 \times 1}$ ^{128⁶⁴}

= 192 byte //

2. No. of Address = 2

= 2^{16} bits /

Capacity of ~~RAM~~ memory = No of Address x Data has

= 2^{16} bits x 8 bits

= 2^{19} bits

= 2^{16} byte

= 65536 byte //

Increase Address bus with


Increase number of Address.

Address bus with

Number of Addresses = 2

16 m = 2^x

$x = 24$ //



vii.

$4 \times 16k$

$1 \times 4k$

Data bus with 4
 No. of Address 16k
 memory Capacity 16kB
 Address bus with 14

1
 4k
 4kB
 12

