
Combinational circuits

- Combinational circuits are stateless
- The outputs are functions only of the inputs




Enabler Circuit (High-level view)

- Enabler circuit has 2 inputs
 - data (can be several bits, but 1 bit examples for now)
 - enable/disable (i.e., on/off)
- Enable circuit "on": output = data, Enable circuit "off": output is "zeroed" (e.g., output signal is all 0's)




MUX Circuit (High-level)

- k Data values enter as input
- · Selector chooses which one comes out



Decoder Circuit (high-level view)


- No DATA inputs
- 2^k 1-bit outputs
- Selector input chooses which output = 1, all other outputs = 0



Building "big" circuits: Hierarchical design

3-4

"Big"Circuit




Design small circuits to be used in a bigger circuit

ME


(c)

Smaller Circuits



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e


Notation: Emulating a k-input gate via 2-input



- Each stage in the circuit cuts # of gates by half
- k input gate emulated with log₂ k depth 2-input gate circuits
- · Same process works for OR, XOR as well

Enabler circuits: 1 bit Data input "A"

Abbreviated truth table (input listed in the output)



For both enabler circuits above, output is "enabled" (F=X) only when input 'ENABLE' signal is asserted (EN=1). Note the different output when DISABLED


© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

F

F

Decoder-based circuits


Converts n-bit input to m-bit output, where $n \le m \le 2^n$



"Standard" Decoder: ith output = 1, all others = 0, where i is the binary representation of the input (ABC)

Decoder-based circuits


Converts n-bit input to m-bit output, where $n \le m \le 2^n$



"Standard" Decoder: ith output = 1, all others = 0, where i is the binary representation of the input (ABC)

Decoder (1:2) Internal Design

3-17




© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Decoder (2:4)

3-18


\mathbf{A}_1	\mathbf{A}_0	\mathbf{D}_0	\mathbf{D}_1	\mathbf{D}_2	\mathbf{D}_3				
0	0	1	0	0	0				
0	1	0	1	0	0				
1	0	0	0	1	0				
1	1	0	0	0	1				
(a)									



"Standard" Decoder: i^{th} output = 1, all others = 0, where i is the binary representation of the input

© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Hierarchical design of decoder (2:4 decoder)




Can build 2:4 decoder out of two 1:2 decoders (and some additional circuitry)

Decoder (3:8)

3-19

Hierarchical design: use small decoders to build bigger decoder



Note: A₂ "selects" whether the 2-to-4 line decoder is active in the top half (A₂=0) or the bottom (A₂=1)

© 2008 Pearson Education, Inc.

M. Morris Mano & Charles R. Kime

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Encoders

Inverse of a decoder: converts m-bit input to n-bit output, where n <= m <= 2

■ TABLE 3-7
Truth Table for Octal-to-Binary Encoder


			Inp	outs					Output	S
D ₇	D ₆	D ₅	\mathbf{D}_4	D ₃	D ₂	D ₁	\mathbf{D}_0	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

^{© 2008} Pearson Education, Inc.

M. Morris Mano & Charles R. Kime

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Decoders and encoders



Note: for Encoders - input is assumed to be just one 1, the rest 0's


Priority Encoder

T 3-8

Designed for any combination of inputs

■ TABLE 3-8 Truth Table of Priority Encoder

	lnı	outs		Outputs				
D ₃	D ₂	D ₁	\mathbf{D}_0	A ₁	A_0	V		
0	0	0	0	X	Χ	0		
0	0	0	1	0	0	1		
0	0	1	X	0	1	1		
0	1	X	X	1	0	1		
1	X	X	X	1	1	1		






(a) Segment designation

(b) Numeric designation for display


© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Code conversion



	In	рι	ıt			Output					
Va	W	Χ	Υ	Ζ	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
Χ	1	0	1	0	X	X	X	X	X	Χ	Χ
Χ	1	0	1	1	Χ	Χ	X	X	Χ	Χ	Χ
Χ	1	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Χ	1	1	0	1	Χ	X	X	Χ	Χ	Χ	Χ
Χ	1	1	1	0	Χ	X	Χ	Χ	Χ	Χ	Χ
Χ	1	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ


Code conversion



e.g., what outputs "lights up" when input V=4?


	In	рι	out Output								
Va	W	Χ	Υ	Ζ	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
Χ	1	0	1	0	Χ	Χ	X	X	X	X	Χ
Χ	1	0	1	1	Χ	X	X	X	X	X	Χ
Χ	1	1	0	0	Χ	X	X	X	X	X	Χ
Χ	1	1	0	1	Χ	Χ	Χ	Χ	X	X	Χ
Χ	1	1	1	0	Χ	Χ	Χ	Χ	X	X	Χ
Χ	1	1	1	1	Χ	Χ	Χ	X	X	X	Χ


Code conversion



	In	рι	ıt			Output						
Va	W	Χ	Υ	Ζ	а	b	С	d	е	f	g	
0	0	0	0	0	1	1	1	1	1	1	0	
1	0	0	0	1	0	1	1	0	0	0	0	
2	0	0	1	0	1	1	0	1	1	0	1	
3	0	0	1	1	1	1	1	1	0	0	1	
4	0	1	0	0	0	1	1	0	0	1	1	
5	0	1	0	1	1	0	1	1	0	1	1	
6	0	1	1	0	1	0	1	1	1	1	1	
7	0	1	1	1	1	1	1	0	0	0	0	
8	1	0	0	0	1	1	1	1	1	1	1	
9	1	0	0	1	1	1	1	0	0	1	1	
Χ	1	0	1	0	Χ	X	X	X	X	X	X	
Χ	1	0	1	1	Χ	X	X	X	X	X	X	
Χ	1	1	0	0	Χ	Χ	Χ	X	X	X	X	
Χ	1	1	0	1	Χ	Χ	Χ	X	Χ	X	X	
Χ	1	1	1	0	Χ	Χ	Χ	X	X	X	X	
Χ	1	1	1	1	Χ	Χ	Χ	X	X	X	X	


Algebra and Circuit for "f"






Multiplexers

 Combinational circuit that selects binary information from one of many input lines and directs it to one output line




indicate (in binary) which input feeds to the output

Multiplexer example




Multiplexers & Demultiplexers




			2^n i	nputs				n-bi	t BCD v	alue	1 output
а	X	X	X	X	X	X	X	0	0	0	a
X	b	X	X	X	X	X	X	0	0	1	b
X	X	С	X	X	X	X	X	0	1	0	С
X	X	X	d	X	X	X	X	0	1	1	d
X	X	X	X	е	X	X	X	1	0	0	е
X	X	X	X	X	f	X	X	1	0	1	f
X	X	X	X	X	X	g	X	1	1	0	g
X	X	X	X	X	X	X	h	1	1	1	h

Muxes and demuxes called "steering logic"



Demultiplexers




1 input	I input n-bit BCD value 2 ⁿ outputs										
а	0	0	0	а	0	0	0	0	0	0	0
b	0	0	1	0	b	0	0	0	0	0	0
C	0	1	0	0	0	С	0	0	0	0	0
d	0	1	1	0	0	0	d	0	0	0	0
е	1	0	0	0	0	0	0	е	0	0	0
f	1	0	1	0	0	0	0	0	f	0	0
g	1	1	0	0	0	0	0	0	0	g	0
h	1	1	1	0	0	0	0	0	0	0	h

Internal mux organization

3-26

Selector Logic (selects which input "flows through")




© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime


LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Representing Functions with Decoders and MUXes

• e.g.,
$$F = A\overline{C} + BC$$

Α	В	С	minterm	F
0	0	0	ĀBC	0
0	0	1	ĀĒC	0
0	1	0	ĀBŌ	0
0	1	1	ABC	1
1	0	0	ABC	1
1	0	1	ABC	0
1	1	0	ABC	1
1	1	1	ABC	1






- Decoder: OR minterms for which F should evaluate to 1
- MUX: Feed in the value of F for each minterm

A Slick MUX trick

- Can use a smaller MUX with a little trick e.g., F = AC + BC
- Note for rows paired below, A&B have same values, C iterates between 0&1
- For the pair of rows, F either equals 0, 1, C or C



Slick MUX trick: Example

• e.g., $F = \overline{A}C + \overline{B}\overline{C} + A\overline{C}$

