



# Introduction to Overlays



# Outline

- > Overlay Concept
- > External devices support
- > base Overlay
- > Python programmer's view

# FPGA overlays – hardware libraries

> **Overlays are generic FPGA designs that target multiple users with new design abstractions and tools**

> **Overlay characteristics**

- Post-bitstream programmable via software APIs
- Typically optimized for given application domains
- Encourages the use of open source tools & fast compilation
- Enables productivity by re-using pre-optimized designs
- Makes benefits of FPGAs accessible to new users

# Anatomy of an overlay IP subsystem


## > Designed to be immediately reused by anyone

>> or re-purposed elsewhere by “person skilled in the art” (PSITA)

## > Comprises

- >> Programmable FPGA IP core
- >> FPGA bitstream
- >> C code to expose programmable functionality
- >> Python-to-C bindings
- >> Python library with API
- >> Protocol
- >> Jupyter notebook examples

# FPGA overlays – hardware libraries



**Step 1:**  
Create an FPGA design for a class  
of related applications

```
void setNormalDisplay(){
    sendCommand(OLED_Normal_Display_Cmd);
}

void setInverseDisplay(){
    sendCommand(OLED_Inverse_Display_Cmd);
}

int main(void)
{
    int cmd;
    int Row, Column;

    arduino_init(0,0,0,0);
    config_arduino_switch(A_GPIO, A_GPIO, A_GPIO,
        A_GPIO, A_SDA, A_SCL,
        D_GPIO, D_GPIO, D_GPIO, D_GPIO, D_GPIO,
        D_GPIO, D_GPIO, D_GPIO, D_GPIO,
        D_GPIO, D_GPIO, D_GPIO, D_GPIO);

    // Initialization
    oled_init();
}
```

**Step 3:**  
Wrap the C API to create a Python  
library

```
pmod_init(0,1);
while(1){
    while((MAILBOX_CMD_ADDR & 0x01) == 0){
        cmd=MAILBOX_CMD_ADDR;

        count = (cmd & 0x0000ff00) >> 8;
        if((count==0) || (count>255)) break;
        // clear bit[0] to indicate read
        // set rest to 1s to indicate write
        MAILBOX_CMD_ADDR = 0xfffffff;
        return -1;
    }
    for(i=0; i<count; i++) {
        if (cmd & 0x08) // Python Issues Read
        {
            switch ((cmd & 0x06) >> 1) { // use bit[2:1]
                case 0 : MAILBOX_DATA(i) = *(u8 *) MAILBOX_ADDR; break;
                case 1 : MAILBOX_DATA(i) = *(u16 *) MAILBOX_ADDR; break;
                case 2 : break;
                case 3 : MAILBOX_DATA(i) = *(u32 *) MAILBOX_ADDR; break;
            }
        }
    }
}
```

**Step 2:**  
Export the bitstream and a C API  
for programming the design

```
from time import sleep
from pynq import Overlay
from pynq.iop import PMOD_ADC, PMOD_DAC

ol = Overlay("base.bit")
ol.download()
# Writing values from 0.0V to 2.0V with step 0.1V.
dac_id = int(input("Type in the PMOD ID of the DAC (1 ~ 2): "))
adc_id = int(input("Type in the PMOD ID of the ADC (1 ~ 2): "))

dac = PMOD_DAC(dac_id)
adc = PMOD_ADC(adc_id)


for j in range(20):
    value = 0.1 * j
    dac.write(value)
    sleep(0.5)
    # readings=adc.read(1,0,0)
    # x1=readings[0]
    print("Voltage read by DAC is: {:.4f} Volts".format(adc.read(1,0,0)[0]))
```

**Step 4:**  
Import the bitstream and the library  
in your Python scripts and program

# External interfacing with the Base Overlay



# Low-cost PYNQ boards: Pmod, RPi, Arduino Interfaces




Typically every new Pmod, Raspberry Pi, or Arduino module requires a new design/seperate bitstream




# Pmod: many physical & electrical instances

## Pmod



Pin	Signal	Description
1 & 5	SCL	Serial Clock
2 & 6	SDA	Serial Data
3 & 7	GND	Power Supply Ground
4 & 8	VCC	Power Supply (3.3V/5V)



Connector J1		
Pin	Signal	Description
1	CS	SPI Chip Select (Slave Select)
2	SDIN	SPI Data In (MOSI)
3	None	Unused Pin
4	SCLK	SPI Clock
7	D/C	Data/Command Control
8	RES	Power Reset
9	VBATC	V <sub>BAT</sub> Battery Voltage Control
10	VDDC	V <sub>DD</sub> Logic Voltage Control
5, 11	GND	Power Supply Ground
6, 12	VCC	Power Supply




Pin	Signal	Description
1	~CS	Chip Select
2	MOSI	Master-Out-Slave-In
3	(NC)	Not Connected
4	SCLK	Serial Clock
5	GND	Power Supply Ground
6	VCC	Power Supply (3.3V/5V)




What if we could handle all Pmod instances with a single bitstream?



# base Overlay MicroBlaze IO Processor (IOP)




# Configure IO Processor for Pmod






# Configure IO Processor for Arduino Shield






# Configure IO Processor for Raspberry Pi Shield



# Soft Processor Subsystem (SPS)



The A9 controls the MicroBlaze processors

The A9 delivers the binary code to be executed via dual-ported Instruction BRAMs


The A9 exchange data and control (commands/status) with the MicroBlazes via dual-ported Data BRAMs

Multiple SPS units can be used to control subsystems in the PL fabric: e.g. IO interfaces, internal interfaces, data-path units and instrumentation

SPS can also be used for distributed processing



# IO Switch (IOS)




The IO Switch  
can be re-used to control  
any external interface

# The rest of the *base* Overlay




# Complete *base* Overlay (base.bit)



# base Overlay – Vivado Interface View

- > PL design of the base Overlay
- > Standard FPGA design flow used
- > Vivado IPI
- > Interface to Python
- > Memory Map
- > Open source
- > Components are re-useable




# Video

## > HDMI\_in, HDMI\_out

- >> Stream from HDMI\_in to DRAM; stream from DRAM to HDMI\_out
- >> 3 separate DRAM framebuffers available


## > Image processing on ARM A9s

- >> E.g. OpenCV





# Video In path

- > HDMI\_in (TMDS) -> frontend -> color\_convert -> axis\_register\_slice -> pixel\_clock -> axis\_vdma -> HP0 (PS7)
- >> The frontend module wraps all of the clock and timing logic



# Color conversion and pixel packing


- > **color\_convert**
  - >> Transform the input signal into different color spaces
- > **pixel\_pack**
  - >> Convert between 8/24/32-bit
- > **Default: BGR (24-bit)**
  - >> RGB (24-bit)
  - >> RGBA (32-bit)
  - >> BGR (24-bit)
  - >> YCbCr (24-bit)
  - >> Grayscale (8-bit)
- > **HLS source available**





# Video Out path

- > HP0 (PS7) -> axi\_vdma -> pixel\_unpack -> axis\_register\_slice -> color\_convert -> frontend -> HDMI\_out (TMDS)
  - >> All sub-modules perform reverse operations of the HDMI IN block



# Video example

```
In [1]: from pynq.overlays.base import BaseOverlay
        from pynq.lib.video import *

        base = BaseOverlay("base.bit")
        hdmi_in = base.video.hdmi_in
        hdmi_out = base.video.hdmi_out
```

Python imports,  
HDMI instances

Configure() – HDMI in/out  
resolution/colorspace

```
In [2]: hdmi_in.configure()
        hdmi_out.configure(hdmi_in.mode)

        hdmi_in.start()
        hdmi_out.start()
```

```
In [4]: import time

        numframes = 600
        start = time.time()

        for _ in range(numframes):
            f = hdmi_in.readframe()
            hdmi_out.writeframe(f)

        end = time.time()
        print("Frames per second: " + str(numframes / (end - start)))

        Frames per second: 60.08865801337141
```

readframe()

writeframe()

```
In [3]: hdmi_in.tie(hdmi_out)
```

Connect HDMI in  
to out

[https://github.com/Xilinx/PYNQ/blob/master/boards/Pynq-Z1/base/notebooks/video/hdmi\\_introduction.ipynb](https://github.com/Xilinx/PYNQ/blob/master/boards/Pynq-Z1/base/notebooks/video/hdmi_introduction.ipynb)

# Base overlay resource utilization

## > Z-7020, LUTs resource utilization ~50%

>> IOP (Pmod) ~ 6%

>> Video ~ 15%

IOP (Arduino) ~ 12%

IOP (RPI) ~ 10%


Name	Slice LUTs (53200)	Slice Registers (106400)	F7 Muxes (26600)	F8 Muxes (13300)	Slice (13300)	LUT as Logic (53200)	LUT as Memory (17400)	LUT Flip Flop Pairs (53200)	Block RAM Tile (140)	DSPs (220)
▼ N base_wrapper	37339	52149	963	104	13100	35699	1640	18304	79	18
▼ I base_i (base)	37339	52149	963	104	13100	35699	1640	18304	79	18
> I video (video_imp_1KRFORE)	8648	16255	323	20	4036	8320	328	4790	10	18
> I iop_arduino (iop_arduino_im...	6563	7234	137	7	2229	6380	183	3016	16	0
> I iop_rpi (iop_rpi_imp_RNFCEZ)	5116	5747	129	8	1687	4923	193	2299	16	0
> I ps7_0_axi_periph (base_ps7...	3748	5888	61	61	1680	3389	359	1731	0	0
> I iop_pmodb (iop_pmodb_imp...	3488	3885	128	4	1289	3332	156	1433	16	0
> I iop_pmoda (iop_pmoda_imp...	3486	3885	128	4	1322	3330	156	1425	16	0
> I trace_analyzer_pi (trace_anal...	1644	2545	0	0	689	1565	79	1022	3	0
> I trace_analyzer_pmodb (trace...	1318	1927	0	0	523	1244	74	796	2	0

The cost of handling the interfaces is modest


# The Python programmer's view



# Load *base* overlay on PL



# Configure IO Processor



# Jupyter Notebook



The screenshot shows a Jupyter Notebook window titled "Pmod\_OLED" with a URL of "192.168.2.99:9090/notebooks/Examples/Pmod\_OLED.ipynb#". The interface includes a menu bar (File, Edit, View, Insert, Cell, Kernel, Widgets, Help) and a toolbar with icons for saving, adding cells, and running code. The notebook content is titled "Writing to the Pmod OLED" and contains three input cells:

```
In [1]: from pynq.overlays.base import BaseOverlay
base = BaseOverlay("base.bit")

In [2]: from pynq.lib.pmod import Pmod_OLED
oled = Pmod_OLED(base.PMODA)

In [3]: oled.write("1 2 3 4 5 6")
```

5 lines of user code ... thanks to Python, FPGA overlays,  
abstraction & re-use



# Summary

- > **Overlay Concept**
- > ***base* Overlay**
- > **IOPs**
- > **Using Overlays**
- > **Labs**
  - >> Grove temperature sensor
  - >> Pmod OLED
  - >> Grove LEDBar (optional)
  - >> Grove light sensor (optional)



# Questions?



**Adaptable.**  
**Intelligent.**

