# **Instruction set reference**

# **Table of contents**

I	nstruction set reference	1
	Revisions.	3
	Instruction table	4
	Instruction field definitions	5
	Operations on vector operands	5
	ADDZX - Addition zero-extended	9
	ADDSX - Addition, sign-extended	. 10
	SUBZX - Subtraction, zero-extended operands	. 11
	SUBSX - Subtraction, sign-extended operands	. 12
	AND – logical "and"	. 13
	OR – logical "or"	. 14
	XOR – exclusive "or"	. 15
	MASKCOPY – masked bit field copy	. 16
	MULZX – integer multiplication, unsigned	. 17
	MULSX – integer multiplication, signed	. 18
	DIVZX – integer division, unsigned	. 19
	DIVSX – integer division, signed	. 20
	FMIN – Floating point minimum	. 21
	FMAX – Floating point maximum	. 22
	FADD – floating point addition	. 23
	FSUB – floating point subtraction	. 24
	LSL – logical shift left	. 25
	LSR – logical shift right	. 26
	CSL - cyclic shift left	. 27
	CSR - cyclic shift right	. 28
	ASR – arithmetic shift right	. 29
	FIELDSET – set field in the register	. 30
	FIELDGET – get the bit field	. 31
	FMUL – floating point multiplication	. 32
	FDIV – floating point division.	. 33
	SQRT - square root	. 34

DAA – decimal adjust after addition35
DAS – decimal adjust after subtraction36
NEG -negation37
BSWAP – bit swapping38
RND – Round39
POS – high bit position40
FP2INT – floating point to integer41
INT2FP – integer to floating point conversion42
COPYZX – copy register to register with zero extension
COPYSX – copy with sign extension44
LID – load immediate value into data register45
NOT – inversion46
SFR – store flag register47
LFR – load flag register48
XCHG – exchange low and hi 64-bit words in the 128-bit register49
LSLI – logical shift left by immediate shift parameter50
LSRI – logical shift right by immediate shift parameter51
CSLI – cyclic shift left by immediate parameter52
CSRI – cyclic shift right by immediate parameter53
ASRI – arithmetic shift right by immediate parameter54
ST – store data55
LD - load data57
PUSHD – push data register into stack58
POPD – pop data register from stack60
PUSHA – push address register61
POPA – pop address register from stack
LAR – load address register63
SAR – store address register64
LIA – load immediate offset to the address register65
IAR – increment address register66
AAR – add value to address register67
FMULACC – multiplication and accumulation68
FFT – fast fourier transform72
SENDMSG – send message74
GETPAR – get message parameter75
JUMPR – jump by register content76

CALLR – subroutine call by register content	. 77
JC – jump conditional if flag set to 1	. 78
JNC – jump conditional if flag set to 0	. 79
LOOP – loop	.80
MEMALLOC – memory allocation request	.81
RET – return from subroutine	.82
ENDMSG – end of message	.83
JUMPI – jump by immediate displacement	. 84
CALLI – subroutine call by immediate displacement	.85
BKPT – breakpoint	. 86
SLEEP – process sleeps	. 87
NOP – no operations	. 88

## Revisions.

Rev. 1. 24.10.2023 Added reference of the XCHG instruction. Improved description of all other instructions.

### **Instruction table**

	xF	хE	хD	xC	хB	xA	x9	x8	x7	x6	x5	x4	x3	x2	x1	×0	
Fx	NOP																Fx
Ex																	Ex
Dx																	Dx
Сх			SLEEP	ВКРТ	CALLI	JUMPI	ENDMSG	RET	MEM ALLOC	LOOP	JNC	JC	CALLR	JUMPR	GETPAR	SEND MSG	Сх
Вх																	Вх
Ax																	Ax
9x															FFT	FMULACC	9x
8x				AAR	IAR	LIA	SAR	LAR	POPA	PUSHA	POPD	PUSHD			LD	ST	8x
7x																	7x
6x																	6x
5x											ASRI		CSRI	CSLI	LSRI	LSLI	5x
4x		хснс	LFR	SFR	NOT	LID	COPYSX	COPYZX	INT2FP	FP2INT	POS	RND	BSWAP	NEG	DAS	DAA	4x
3x																	3x
2x																	2x
1x					SQRT	FDIV		FMUL	FIELD GET	FIELD SET	ASR		CSR	CSL	LSR	LSL	1x
0x	FSUB	FADD	FMAX	FMIN	DIVSX	DIVZX	MULSX	MULZX	MASK COPY	XOR	OR	AND	SUBSX	SUBZX	ADDSX	ADDZX	0x
•	хF	хE	хD	хC	хB	хA	x9	x8	x7	x6	x5	x4	x3	x2	x1	×0	=

Note 1. All instruction OpCodes in the empty positions are available for user-defined instructions X32Carrier core.

Note 2. X32Carrier do not have FMULACC and FFT instructions and their OpCodes are available for user-defined instructions.

#### **Instruction field definitions**

Mnemonic	Description
R0,R1,R2R31	GPR definition without complete reference of the operand size
	or type.
Integ	ger style register description (idst, isrc1, isrc2)
RB0,RB1RB31	8-bit operand definition.
RW0,RW1RW31	Word-wide operand definition.
RD0,RD1RD31	Double word operand definition.
RQ0,RQ1RQ31	64-bit operand definition.
Floating poi	nt scalar style register description (fdst, fsrc1, fsrc2)
RFS0,RFS1RFS31	Single precision floating point operand (32 bit).
RFD0,RFD1RFD31	Double precision floating point operand (64 bit).
RFE0,RFE1RFE31	Extended precision floating point operand (128 bit).
Vector floati	ng point style register description (vdst, vsrc1, vsrc2)
RVS0,RVS1RVS31	Single precision 4-numbers vector.
RVD0,RVD1RVD31	Double precision 2-numbers vector.
	Address and flag registers
AR0,AR1AR15	Address registers.
W0,W1,W2W7	16-bit word position definition for loading him into the GPR or
	ADR.
MAR0,MAR1MAR7	Address register's pair description in the memory load/store
	operations.
CF,ZF,SF,OF,IF,NF,DF	Arithmetic and logic operations flags.


## **Operations on vector operands**


Vector operands can be of 2 types - 4 single precision numbers packed in a 128-bit general purpose register or 2 double precision numbers.

RVS0 RVS31										
127	96	64	32	0						
	Single 3	Single 2	Single 1	Single 0						
RVD0 RVD31										
127		64		0						
	Doul	ole 1	Dou	ble 0						

The FADD, FSUB, FMUL, and FDIV instructions can process 4-single or 2-double vector operands that can be stored in 128-bit general purpose registers. Operations are possible with vectors of the same format, with a vector and a scalar, as well as with vectors of different formats. The table below describes the logic of the processor with vector operands depending on the types of sources and the type of result destination.

I	Op.	Op.	Desired	Description of the result of the operation
	Α	В	format of	
l			the result	





Op.	Op. B	Desired format of the result	Description of the result of the operation
RVD	RFS RFD RFE	RVS	Operand A  Double1  Double0   RFS/RFD/RFE  Single3 Single2 Single1 Single0  Operand B  Result
RVD	RFS RFD RFE	RVD	Operand A  Double1  Double0  RFS/RFD/RFE  Double1  Double0  Result
RVD	RFS RFD RFE	RFS RFD RFE	Same as scalar operation between double and single/double/extended precision operands

#### **ADDZX - Addition zero-extended**

#### **Mnemonic:**

ADDZX idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7 0
FORMA DST		FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	00

## Description.

Integer addition with operands extension by zeroed bits. Source operands can have a different size. Both source operands expand up to 64 bit by means of bits with zero state in left. Result's width is pointed by the Format DST field.

### Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

#### **Example:**

ADDZX Rw5,Rw6:Rb23

## **Exceptions:**

## ADDSX - Addition, sign-extended

#### **Mnemonic:**

ADDSX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0	_
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	01	

## Description.

Integer addition with extension of the source operands by their sign bits. Source operands can have different bit depths.

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

## **Example:**

ADDSX Rq24,Rb10:Rd20

### **Exceptions:**

## **SUBZX** – **Subtraction**, **zero-extended operands**

#### **Mnemonic:**

SUBZX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	02

## Description.

Integer subtraction. Both source operands expand up to 64 bit by means of bits with zero state in left. Dst=src1-src2

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

## **Example:**

SUBZX Rb6,Rb10:Rb11

### **Exceptions:**

# **SUBSX – Subtraction, sign-extended operands**

#### **Mnemonic:**

SUBSX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7	)
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	03	7

## Description.

Integer subtraction with extension of the source operands by their sign bits. Dst=src1-src2

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

## **Example:**

SUBSX Rb6,Rb21:Rb11

### **Exceptions:**

## AND - logical "and"

#### **Mnemonic:**

AND idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	04

## Description.

Logical «AND». Formats of the source operands don't have a matter because instruction always uses a 64-bit operands. "Format DST" field describes which is a part of the result should be written into destination register.

### Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

#### **Example:**

AND Rd7,Rd11:Rd25

## **Exceptions:**

# OR - logical "or"

### **Mnemonic:**

OR idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7 0	
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	05	]

## **Description.**

Logical «OR».

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

## **Example:**

OR Rw17,Rw21:Rw5

## **Exceptions:**

## XOR - exclusive "or"

#### **Mnemonic:**

XOR idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	06

## **Description.**

Exclusive «OR» operation.

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

## **Example:**

XOR Rw4,Rw1:Rw9

## **Exceptions:**

## MASKCOPY - masked bit field copy

#### **Mnemonic:**

MASKCOPY idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	07

## Description.

The bits from the register R[src1] are copied to the corresponding bits of the register R[dst] if the corresponding bits of the register R[src2] are set to 1.

## Altered flags in AFR[dst]:

CF[15:0], ZF, SF, OF

#### **Example:**

MASKCOPY Rd30,Rw1:R20

## **Exceptions:**

# MULZX – integer multiplication, unsigned

#### **Mnemonic:**

MULZX idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7	0
x x x	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	08	

## Description.

Unsigned integer multiplication. Depth of the result depends of depths of the source operands.

Operand 1	Operand 2	Result
Byte	Byte	Word
Byte	Word	Dword
Byte	Dword	Qword
Byte	Qword	Qword
Word	Word	Dword
Word	Dword	Qword
Word	Qword	Qword
Dword	Dword	Qword
Dword	Qword	Qword
Qword	Qword	Qword

## Altered flags in AFR[dst]:

ZF, SF.

## **Example:**

MULZX R0,Rb1:Rd2

## **Exceptions:**

# MULSX - integer multiplication, signed

#### **Mnemonic:**

MULSX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7	0
x x x	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	09	1

## Description.

Signed integer multiplication. Depth of the result depends of depths of the source operands.

Operand 1	Operand 2	Result
Byte	Byte	Word
Byte	Word	Dword
Byte	Dword	Qword
Byte	Qword	Qword
Word	Word	Dword
Word	Dword	Qword
Word	Qword	Qword
Dword	Dword	Qword
Dword	Qword	Qword
Qword	Qword	Qword

## Altered flags in AFR[dst]:

ZF, SF.

## **Example:**

MULSX R0,Rb1:Rd2

## **Exceptions:**

## DIVZX - integer division, unsigned

#### **Mnemonic:**

DIVZX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
x x x	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0A

## Description.

Unsigned integer division. SRC1 contains a dividend and SRC2 has a divisor. Result's format depends of depth of the SRC1 operand.

## Altered flags in AFR[dst]:

ZF, SF.

#### **Example:**

DIVZX R0,Rd1:Rb2 ; division R0=R1/R2

#### **Exceptions:**

# DIVSX - integer division, signed

#### **Mnemonic:**

DIVSX idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0	)
x x x	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0В	1

## Description.

Integer signed division. SRC1 contains a dividend. SRC2 contains a divisor. Result's depth depends of the dividend depth.

## Altered flags in AFR[dst]:

ZF, SF.

## **Example:**

DIVSX R0,Rd1:Rw2

### **Exceptions:**

# FMIN - Floating point minimum

#### **Mnemonic:**

FMIN fdst,fsrc1:fsrc2

#### **Format:**

31	28	23	20	15	12	7	0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0C	

## Description.

This instruction selects a minimum value from two source operands and place it to the destination register in a desired format.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

FMIN Rfe20,Rfs1:Rfd28

### **Exceptions:**

## FMAX - Floating point maximum

#### **Mnemonic:**

FMAX fdst,fsrc1:fsrc2

#### **Format:**

31	28	23	20	15	12	7	0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0D	

## Description.

This instruction selects a maximum value from two source operands and place it to the destination register in a desired format.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

FMAX Rfs2,Rfd11:Rfd8

### **Exceptions:**

## FADD – floating point addition

#### **Mnemonic:**

FADD fdst,fsrc1:fsrc2

FADD vdst,vsrc1:vsrc2

#### **Format:**

31	28	23	20	15	12	7	0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0E	

### Description.

Floating point addition. Source operands could be in single, double or extended precision. Result can be written in any of these formats.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

#### **Example:**

FADD Rfs30,Rfe1:Rfd20

## **Exceptions:**

# **FSUB** – floating point subtraction

#### **Mnemonic:**

FSUB fdst,fsrc1:fsrc2

FSUB vdst,vsrc1:vsrc2

#### Format:

31	28	23	20	15	12	7	0_
FORM <i>E</i> DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	0F	

### Description.

Floating point subtraction. Fdst=fsrc1-fsrc2

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

FSUB Rfs30,Rfs1:Rfd20

## **Exceptions:**

## LSL - logical shift left

#### **Mnemonic:**

LSL idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	10

## Description.

Logical shift left by variable number of bits. Number of shifted bits determines by SRC2 content.

## Altered flags in AFR[dst]:

ZF, SF, OF, DF.

## **Example:**

LSL Rd26,Rd25:R2

### **Exceptions:**

## LSR - logical shift right

#### **Mnemonic:**

LSR idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	11

## Description.

Logical shift right by variable number of bits. Number of shifted bits determines by SRC2 content.

## Altered flags in AFR[dst]:

ZF, SF, OF, DF.

## **Example:**

LSR Rd26,Rd25:R2

### **Exceptions:**

# CSL - cyclic shift left

### **Mnemonic:**

CSL idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	12

## Description.

Cyclic shift left.

## Altered flags in AFR[dst]:

ZF, SF, OF, DF.

## **Example:**

CSL Rd26,Rd25:R2

## **Exceptions:**

# CSR - cyclic shift right

### **Mnemonic:**

CSR idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7	)
FORMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	13	

## Description.

Cyclic shift right.

## Altered flags in AFR[dst]:

ZF, SF, OF, DF.

## **Example:**

CSR Rd26,Rd25:R2

## **Exceptions:**

# ASR – arithmetic shift right

#### **Mnemonic:**

ASR idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7	)
FORMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	15	

## Description.

Arithmetic shift right.

## Altered flags in AFR[dst]:

ZF, SF, OF, DF.

**Example:** 

ASR Rd26,Rd25:R2

**Exceptions:** 

## FIELDSET - set field in the register

#### **Mnemonic:**

FIELDSET idst,isrc1:isrc2

#### Format:

31	28	23	20	15	12	7	0
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	16	

## Description.

Bits from the register R[src1], starting from zero, are copied to the bits of the register R[dst]. The register R[src2] contains in the low byte the index of the first bit in the register R[dst] where the bit field will be set, and the byte [15:8] contains the number of copied bits.

## Altered flags in AFR[dst]:

ZF, SF.

### **Example:**

FIELDSET Rd30,R1:R20

#### **Exceptions:**

## FIELDGET - get the bit field

#### **Mnemonic:**

FIELDGET idst,isrc1:isrc2

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT DST	DST	x x x	SRC2	x x x	SRC1	17

## Description.

The bits [N+L-1:N] from the register R[src1] are copied to the bits [L-1:0] of the register R[dst]. Byte [15:8] of register R[src2] contains the number of bits L to be copied, and byte [7:0] contains the position of the first copied bit N.

### Altered flags in AFR[dst]:

ZF, SF.

#### **Example:**

FIELDGET Rd30,R1:R20

## **Exceptions:**

# FMUL – floating point multiplication

#### **Mnemonic:**

FMUL fdst,fsrc1:fsrc2

FMUL vdst,vsrc1:vsrc2

#### Format:

31	28	23		15	12	7	0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	18	

### Description.

Floating point multiplication.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

FMUL Rfs30,Rfs1:Rfd20

## **Exceptions:**

# FDIV - floating point division.

#### **Mnemonic:**

FDIV fdst,fsrc1:fsrc2

FDIV vdst,vsrc1:vsrc2

#### Format:

31	28	23	20	15	12	7	0
FORMAT DST	DST	FORMAT SRC2	SRC2	FORMAT SRC1	SRC1	1A	7

### Description.

Floating point division.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

FDIV Rfs30,Rfs1:Rfd20

## **Exceptions:**

## **SQRT** – square root

### **Mnemonic:**

SQRT fdst,fsrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	1B

## Description.

Square root calculation. Instruction can be applied only to the numbers in a floating point representation.

## Altered flags in AFR[dst]:

ZF, SF, IF, NF.

## **Example:**

SQRT Rfs30,Rfs1

## **Exceptions:**

# DAA – decimal adjust after addition

#### **Mnemonic:**

DAA idst,isrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	40

## Description.

The instruction corrects the result of adding BCD numbers to obtain the correct result value.

## Altered flags in AFR[dst]:

CF, ZF, SF.

## **Example:**

DAA Rd3,Rd17

## **Exceptions:**

# DAS – decimal adjust after subtraction

#### **Mnemonic:**

DAS idst,isrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	41

## Description.

The instruction corrects the result of subtraction BCD numbers to obtain the correct result value.

## Altered flags in AFR[dst]:

CF, ZF, SF.

## **Example:**

DAS Rd23,Rd7

## **Exceptions:**

### **NEG** -negation

#### **Mnemonic:**

NEG idst,isrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	42

### Description.

Change the sign of an integer operand. If the receiver format is larger than the source format, then the missing bits on the left are filled with a result sign. If the receiver depth is less than the source depth, then only the selected result bits are written to the register.

### Altered flags in AFR[dst]:

CF, ZF, SF.

### **Example:**

NEG Rd2,Rd17

#### **Exceptions:**

# **BSWAP** – bit swapping

#### **Mnemonic:**

BSWAP idst,isrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST		x x x	SRC1	43

### Description.

Bit swapping. For example, in a 16-bit operand, bits 0 and 15, 1 and 14, 2 and 13, etc. are interchanged.

### Altered flags in AFR[dst]:

CF, ZF, SF.

### **Example:**

BSWAP Rw5,R23

### **Exceptions:**

### RND - Round.

#### **Mnemonic:**

RND fdst,fsrc1

#### Format:

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	44

# Description.

Round to the nearest integer. Operation can be performed only on floating point numbers.

# Altered flags in AFR[dst]:

ZF, SF, IF, NF.

### **Example:**

RND Rfd5,Rfe23

### **Exceptions:**

# POS - high bit position

### **Mnemonic:**

POS idst,isrc1

#### Format:

31	28	23	15	12	7 0
x x x	DST	x x x x x x x x x	x x x	SRC1	45

### **Description.**

Calculation of the position number of the high bit set to 1.

# Altered flags in AFR[dst]:

ZF, SF.

### **Example:**

POS Rfd5,Rfe23

### **Exceptions:**

# **FP2INT** – floating point to integer

#### **Mnemonic:**

FP2INT idst,fsrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	46

### Description.

Number's conversion from a floating point format to the integer format. Source values less than 1.0 gives zero's as a result. The overflow flag is set to 1 if the number cannot be represented in integer format due to the large value.

### Altered flags in AFR[dst]:

ZF, SF, IF.

#### **Example:**

FP2INT Rq5,Rfe23

### **Exceptions:**

### **INT2FP** – integer to floating point conversion

#### **Mnemonic:**

INT2FP fdst,isrc1:isrc2

#### **Format:**

31		28	23		15	12	7	0
	RMAT DST	DST	x x x	SRC2	FORMAT SRC1	SRC1	47	

### Description.

The instruction is intended for converting numbers from a signed integer format to a floating point format. R [src1] contains the value of the original integer operand, and the register R [src2] contains an integer value that is added to the order of the exponent after conversion.

#### Altered flags in AFR[dst]:

ZF, SF.

#### **Example:**

INT2FP Rfs7,Rw23:R22

#### **Exceptions:**

# **COPYZX** – copy register to register with zero extension

#### **Mnemonic:**

COPYZX dst,src1

#### Format:

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	48

#### Description.

The contents of register R[src1] are copied to register R[dst]. The contents of the companion flag register are also copied. If the format of the source operand is smaller than the format of the receiver of the result, then the original number is padded with zeros in the missing positions of the most significant bits.

### Altered flags in AFR[dst]:

All flags are copied from the source AFR.

### **Example:**

COPYZX Rq12,Rw14

### **Exceptions:**

# **COPYSX** – copy with sign extension

#### **Mnemonic:**

COPYSX dst,src1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	FORMAT SRC1	SRC1	49

### Description.

Copy data with a sign bit extension if the recipient format is wider than the source format.

### Altered flags in AFR[dst]:

All flags are copied from the source AFR.

### **Example:**

COPYSX Rq12,Rw14

### **Exceptions:**

### LID - load immediate value into data register

#### **Mnemonic:**

LID dst:WN,data

Where WN may be w0,w1,w2,w3,w4,w5,w6 or w7.

#### Format:

31	28	23	15	7	0
WORD	REG	1	Immediate	4/	Α

#### Description.

Load 16 bits immediate data to the register. The word number /WN/ is determined in bits [31:29] of the instruction. Downloading constants longer than 16 bits is performed in several steps. For example, to load a 128-bit constant into the register, you need to execute 8 LID commands sequence.

When writing 16-bit data to a register, all register bits to the left of the most significant one being modified are set to 0 or 1, depending on bit 15 of the immediate data. For example, if the code 8000h is written to word w1 of register, then bits 127:32 will be set to 1. This sign extension allows you to quickly load short signed constants into the register. For example, to set the constant -100 in the register, you need to write the value 0FF9Ch into word 0 of the register and all register bits from 16 to 127 will be set to 1.

#### Altered flags in AFR[dst]:

AFR[dst] doesn't altered.

#### **Example:**

LID R12:w2,0FEDCh

#### **Exceptions:**

### **NOT** – inversion

### **Mnemonic:**

NOT idst,isrc1

#### **Format:**

31	28	23	15	12	7 0
FORMAT DST	DST	x x x x x x x x	x x x	SRC1	4B

# Description.

Bitwise inversion of the operand. The depth of the original operand does not matter.

# Altered flags in AFR[dst]:

ZF, SF.

### **Example:**

NOT Rq7,R23

### **Exceptions:**

# SFR – store flag register

### **Mnemonic:**

SFR idst,src1

#### Format:

31	28	23	15	12	7 0
хх	X DS	т хххх	(	SRC	4C

### Description.

Content of the flag register AFR[src] stores in the GPR[dst].

# Altered flags in AFR[dst]:

AFR[dst] doesn't altered.

### **Example:**

SFR R12,R12

### **Exceptions:**

# LFR - load flag register

#### **Mnemonic:**

LFR dst,isrc1

#### Format:

31	28	23	15	12	7 0
x x x	DST	x x x x x x x x	x x x	SRC	4D

### Description.

Instruction loads flag register from the general-purpose register.

### Altered flags in AFR[dst]:

All flags loaded from R[src].

### **Example:**

LFR R12,R11

### **Exceptions:**

# XCHG – exchange low and hi 64-bit words in the 128-bit register Mnemonic:

XCHG dst,src1

#### **Format:**

31	28	23	15	12	7 0
1 0 0	DST	x x x x x x x x	1 0 0	SRC	4E

### Description.

The instruction swaps bits 63:0 and 127:64. Can be used to simplify work with vector data that uses the upper 64 bits of registers.

### Altered flags in AFR[dst]:

ZF, SF, OF, DF.

#### **Example:**

XCHG R26,R25

### **Exceptions:**

# LSLI – logical shift left by immediate shift parameter

### **Mnemonic:**

LSLI idst,isrc1:Spar

#### Format:

31	28	23	21	15	12	7 0
FORMA DST	T DST	x x	Spar	FORMAT SRC1	SRC1	50

### Description.

Logical shift left. Shift parameter pointed in the instruction code.

# Altered flags in AFR[dst]:

ZF, SF, OF, DF.

### **Example:**

LSLI Rd26,Rd25:22

### **Exceptions:**

# LSRI – logical shift right by immediate shift parameter

### **Mnemonic:**

LSRI idst,isrc1:Spar

#### Format:

31	28	23	21	15	12	7 0
FORMA <sup>T</sup> DST	DST	хх	Spar	FORMAT SRC1	SRC1	51

### Description.

Logical shift right. Shift parameter pointed in the instruction code.

# Altered flags in AFR[dst]:

ZF, SF, OF, DF.

### **Example:**

LSRI Rd26,Rd25:22

### **Exceptions:**

# CSLI – cyclic shift left by immediate parameter

### **Mnemonic:**

CSLI idst,isrc1:Spar

#### Format:

31	28	23	21	15	12	7 0
FORMAT DST	DST	хх	Spar	FORMAT SRC1	SRC1	52

### Description.

Cyclic shift left. Shift parameter pointed in the instruction code.

# Altered flags in AFR[dst]:

ZF, SF, OF, DF.

### **Example:**

CSLI Rb6,Rb5:2

### **Exceptions:**

# **CSRI** – cyclic shift right by immediate parameter

### **Mnemonic:**

CSRI idst,isrc1:Spar

#### Format:

31	28	23	21	15	12	7	0
FORMAT DST	DST	хх	Spar	FORMAT SRC1	SRC1	53	

### Description.

Cyclic shift right. Shift parameter pointed in the instruction code.

# Altered flags in AFR[dst]:

ZF, SF, OF, DF.

### **Example:**

**C**SRI Rw13,Rw3:12

### **Exceptions:**

# **ASRI** – arithmetic shift right by immediate parameter

#### **Mnemonic:**

ASRI idst,isrc1:Spar

#### **Format:**

31	28	23	21	15	12	7 0
FORMA DST	AT DST	хх	Spar	FORMAT SRC1	SRC1	55

### Description.

Arithmetic shift right. Shift parameter pointed in the instruction code. Sign bit of the source operand copied into all shifted-in bits.

### Altered flags in AFR[dst]:

ZF, SF, OF, DF.

### **Example:**

ASRI Rw13,Rw3:12

### **Exceptions:**

#### ST - store data

#### **Mnemonic:**

ST MAR: DispREG: Additional Offset, AMODE, SRC

#### **Format:**

31	28	23	20	15	12	7	0
FORMAT	SRC	MAR	DispREG	AMODE	Additional Offset	80	

#### Description.

Instruction stores data from GPR into memory location.

Additional offset is expressed not in bytes, but in data elements - bytes, words, double words, 64-bit words or 128-bit words, depending on the specified bit depth of the transmitted data element. The additional offset is a signed number and allows you to adjust the offset both upward and downward. For example, if a 32-bit value is written to the memory and the instruction contains the 1Ah code in bits [12:8], then the value of the additional offset will be -24.

The mode of formation of the resulting offset is indicated directly in the instruction code and encoded in accordance with the table:

AMODE	Mnemonic	Reference
0	[AR]	address register fully determines the offset
1	[AR] AR=AR+R	The offset is formed only from the contents of the address register, and the address register is incremented by the value
		from the general-purpose register.
2	[R]	An offset is the contents of a general-purpose register.
3	[AR+R]	The offset is formed by adding the contents of the address register and the general-purpose register.
4	[AR] AR=AR+OS	The offset is retrieved from the address register. The contents of the address register are increased by the number of bytes that make up the data element.
5	[AR] AR=AR-OS	The offset is retrieved from the address register. The contents of the address register are reduced by the number of bytes that make up the data element.
6	[AR+R] AR=AR+OS	The offset is formed by adding the contents of the address register and the general-purpose register. After the operation, the contents of the address register is increased by the number of bytes that make up the data element.
7	[AR+R] AR=AR-OS	The offset is formed by adding the contents of the address register and the general-purpose register. After the operation is completed, the contents of the address register are reduced by the number of bytes constituting the data element.

An additional offset in the table is not indicated, since it always participates in the formation of the resulting offset.

The DispREG field defines the general-purpose register, the contents of which are used to form the resulting offset or to obtain a new value in the address register.

### Altered flags in AFR[dst]:

Any AFRs don't alter.

### **Example:**

; instruction parameters: mar:DispREG:Additional Offset,AMODE,SRC

ST mar3:r13:2,2,Rd23

### **Exceptions:**

- 1. Object limits violation.
- 2. Illegal object selector.
- 3. Illegal object type.
- 4. Privilege level violation.
- 5. Read or write access violation.
- 6. TaskID violation.
- 7. Object can't be accessed through multiprocessor network.
- 8. Processor is absent in the multiprocessor network.

#### LD - load data

#### **Mnemonic:**

LD DST,MAR:DispREG:AdditionalOffset,AMODE

#### Format:

_	31	28	23	20	15	12	7	0
Γ	FORMAT	DST	MAR	DispREG	AMODE	Additional Offset	81	

#### Description.

Loading a data element from memory into a register.

#### Altered flags in AFR[dst]:

Any AFRs don't alter.

#### **Example:**

; instruction parameters: DST,mar:DispREG:Additional Offset,AMODE

LD Rw4,mar4:r23:0,2

#### **Exceptions:**

- 1. Object limits violation.
- 2. Illegal object selector.
- 3. Illegal object type.
- 4. Privilege level violation.
- 5. Read or write access violation.
- 6. TaskID violation.
- 7. Object can't be accessed through multiprocessor network.
- 8. Processor is absent in the multiprocessor network.

### PUSHD - push data register into stack

#### **Mnemonic:**


PUSD src

#### **Format:**

31 28		23						15							7	0
x x x	SRC	хх	x x	X	Х	Χ	X :	x :	Χ :	ХХ	Χ	Х	Χ	Х	84	

#### Description.

Push data register content into stack. 16 bytes of a 128-bit data register and 4 bytes of the corresponding AFR register are always written to the stack. Since the stack is always aligned to the border of 8 byte words, the contents of the AFR are complemented by 4 unused bytes. The format of the top of the stack after executing the PUSD instruction:



#### Altered flags in AFR[src]:

Any AFR bits don't alter.

#### **Example:**

# PUSHD R4

# **Exceptions:**

# POPD – pop data register from stack

#### **Mnemonic:**

POPD dst

#### Format:

31	28	23	15	7	0
x x x	DST	x x x x x	< x x x x x x x x x x x x x x x x x x x	< X X 85	

### **Description.**

Reading the data register and its accompanying flag register from the stack.

### Altered flags in AFR[src]:

AFR loads from the stack.

#### **Example:**

POPD R22

### **Exceptions:**

# **PUSHA** – push address register

#### **Mnemonic:**

PUSA adst

#### Format:

31 27	23	15	7	0
X X X X ADST	x x x x x x	× × × × × × × ×	X X 86	

### Description.

writing the contents of the address register onto the stack.

### Altered flags in AFR[src]:

Any AFR's don't alter.

### **Example:**

PUSHA AR4

### **Exceptions:**

# **POPA** – pop address register from stack

#### **Mnemonic:**

POPA adst

#### Format:

31 2	7	23							15								7	0
x x x x	ADST	X X	X	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	87	

### Description.

Reading address register from the stack.

### Altered flags in AFR[src]:

Any AFR's don't alter.

### **Example:**

POPA AR4

### **Exceptions:**

# LAR - load address register

#### **Mnemonic:**

LAR adst,src

#### Format:

31		27	23	20	15	7	0
X	< x x	ADST	x x x	SRC	x x x x x x	X X 88	

### Description.

Download the address register from the general-purpose register. Registers AR13 and AR15 can only be changed with CPL = 0.

### Altered flags in AFR:

Any AFR's don't alter.

### **Example:**

LAR AR4,R17

### **Exceptions:**

# **SAR** – store address register

#### **Mnemonic:**

SAR dst,asrc

#### Format:

31	28	23	15	11	7 0
x x x	DST	x x x x x	x x x x x x x	X ASRC	89

### Description.

Sending the contents of the address register to the general-purpose register.

### Altered flags in AFR:

Any AFR's don't alter.

### **Example:**

SAR R4,AR7

### **Exceptions:**

# LIA – load immediate offset to the address register

#### **Mnemonic:**

LIA AREG: WORD, DataImmediate

#### Format:

31	27		23	15	7	0
WOR	Х	AREG		Immediate	8A	

#### Description.

Loading a 16-bit value into the address register. Since the address registers containing the offset are 37-bit, a full load of such a register is possible with three consecutive instructions. If a word is loaded into bits [15: 0] or [31:16], then the most significant bits of the register are set according to the state of bit 15 of the word specified in the instruction.

#### Altered flags in AFR:

Any AFR's don't alter.

#### **Example:**

LIA AR6:w0,Offset DataString shl 2

#### **Exceptions:**

### IAR - increment address register

#### **Mnemonic:**

IAR AREG: DataImmediate

#### Format:

31	27	23	15	7 0
x x x x	AREG	Immed		8B

### **Description:**

Increase the contents of the address register by the value specified in the instruction. The 16-bit value is supplemented with up to 37 bits with its signed bit before adding to the contents of the address register.

### Altered flags in AFR:

Any AFR's don't alter.

#### **Example:**

IAR AR6:-592

#### **Exceptions:**

# AAR - add value to address register

#### **Mnemonic:**

AAR

ADST:SRC

#### Format:

31	27	23	20	15	7	0
x x x x	ADST	x x x	SRC	x x x x x x	X X 8C	

### Description.

Adding to the contents of the address register the value from the general-purpose register.

### Altered flags in AFR:

Any AFR's don't alter.

### **Example:**

AAR

AR6:R3

#### **Protection violations:**

### FMULACC – multiplication and accumulation.

#### **Mnemonic:**

FMULACC FDST,MARC:SRCC,MARD:SRCD

#### **Format:**

31	28	23	20	15	12	7 0
FORMAT	DST	MARD	SRCD	MARC	SRCC	90


#### Description.

This instruction is not supported by Carrier-type cores.

Mutiplication and accumulation. The instruction performs processing of two arrays - an array of initial data and an array of coefficients. The DST register contains the sum of the results of multiplying the data elements by their corresponding coefficients. The data array contains data represented in a single-precision floating-point format. The coefficient array contains scale factors in the single-precision format and control information. The first 64-bit word in the coefficient array contains the counter of the data elements to be processed (bits [31: 0]), and the bits [63:32] can contain the length of the data buffer. The length is expressed in 32-bit words. If the bits [63:32] are zero, then the offset of each data element is set separately, in the coefficient list, next to the corresponding coefficient. If the block length is nonzero, then this indicates the sequential arrangement of the data in the array.


The group of address registers MARC indicates the base of the memory block where the coefficient table is placed. The SRCC general-purpose register defines an additional offset of the coefficient table in the block.

The address register group MARD points to the database of the data block. The general-purpose register SRCD determines the offset of the first data element in the data block.



The data is placed with a constant step

The sequential data addressing mode can be used to implement FIR and IIR filters. In this mode, if during data processing the data pointer reaches the limit value, then it is set to 0 and the next data element will be read from the data buffer with a zero offset from the beginning of the buffer. By changing the starting value in the R[SRCD] register, it is possible to simulate the operation of the delay line of the FIR/IIR filter with the aid of a ring buffer.



The data is placed in a predefined locations

X32Carrier core do not have a FMULACC instruction.

### Altered flags in AFR[dst]:

ZF, SF, IF, NF

#### **Example:**

FMULACC R4,mar1:r4,mar2:R9

#### **Protection violations:**

- 1. Violation of the object's limit.
- 2. Bad data selector, if the selector is zero or it exceeds the limit of the descriptor table.

- 3. Attempt to read from an object that is not readable.
- 4. Object not accessible on a current privilege level.
- 5. Violation of object protection mechanism by TaskID value occurs.
- 6. Invalid descriptor type occurs.
- 7. Object can't be accessible for any other cores in the multiprocessor network.
- 8. The processor with the specified number is not on the network.

#### FFT - fast fourier transform

#### **Mnemonic:**

FFT idst,MARC:SRCC,MARD:SRCD

31	28	23	20	15	12	7	0
x x x	DST	MARD	SRCD	MARC	SRCC	91	

#### Description.

This instruction is not supported by Carrier-type cores.

The instruction initiates the process of calculating the fast Fourier transform. The instruction belongs to the FlyBy class of instructions and allows the processor to continue with the following instructions, without waiting for the completion of the FFT calculation. Data and twiddle factors are complex numbers, the real and imaginary parts of which are represented in floating-point format of single precision. The source data are:

- The size of the data array. The 5-bit data length code is located in bits [4: 0] of the general-purpose register, addressed by the DST field. The parameter can take values from 0 (data length - 2 numbers) and up to 19 (data length -1048576 complex numbers).
- Pointer to a twiddle factors array. The pointer consists of an object selector, a block offset (both parameters are placed in MAR[MARC]), and an additional block offset (retrieved from the register R[SRCC]). The length of the array of twiddle factors is 2 times less than the length of the data block.
- Pointer to a data block. The pointer consists of an object selector, a block offset (both parameters are placed in MAR[MARD]), and an additional block offset (retrieved from the register R[SRCD]).

At the time of receipt of the FFT instruction, the machine may be busy processing the data array, initiated earlier. In this case, the new instruction is ignored. To control the start of the FFT calculation process, the ZF AFR [DST] flag allows. ZF [AFR [DST]] = 1 indicates that the instruction has successfully started the FFT machine. If ZF = 0, then the command must be repeated after some time.

The completion of the processing of the data array is accompanied by the recording of the code 544646464F444E45h (string "ENDOFFFT") instead of the last complex number in the data array. Periodically scanning the last 8 bytes of the data array, you can determine the completion of the calculation of the FFT.

X32Carrier core do not have a FFT instruction.

#### Altered flags in AFR[dst]:

ZF sets to 1 if FFT Machine starts calculations.

#### **Example:**

FFTStart:

FFT R4,MAR0:R5,MAR2:R11

JNC R4:ZF,Displacement FFTStart

- 1. Violation of the object's limit.
- 2. Bad data selector, if the selector is zero or it exceeds the limit of the descriptor table.
- 3. Attempt to read from an object that is not readable.
- 4. Object not accessible on a current privilege level.
- 5. Violation of object protection mechanism by TaskID value occurs.
- 6. Invalid descriptor type occurs.
- 7. Object can't be accessible for any other cores in the multiprocessor network.
- 8. The processor with the specified number is not on the network.

## SENDMSG - send message

#### **Mnemonic:**

SENDMSG REG

#### Format:

31 28	23	15	7 0
X X X REG	x x x x x x x x x x	x x x x x x x x	C0

#### Description.

Sending a message. The message identifier is located in the [15: 0] bits of the R[dst] general-purpose register. A 32-bit parameter that is passed to the message handler is placed in the bits [63:32] of the R[dst] register.

#### Altered flags:

None.

#### **Example:**

SENDMSG R9

- 1. The message index is outside the table of imported procedures.
- 2. Invalid PSO selector to which the message is sent.
- 3. The index goes beyond the table of exported procedures.
- 4. Violation of access to the message handler by privilege level.
- 5. The type of the message handler does not match the mode of access. For example, if a software attempt is made to call a hardware interrupt handler.
- 6. There is no space in the message queue to write a message.

# **GETPAR** – get message parameter

#### **Mnemonic:**

GETPAR REG

#### Format:

31 28	23	15	7	0
x x x	REG X X X	<pre></pre>	X X X C1	1

# Description.

Getting the message parameter into the general-purpose register. The main process code can also get the parameter with which the process was launched.

# Altered flags:

None.

# **Example:**

GETPAR R14

#### **Protection violations:**

# JUMPR - jump by register content

#### **Mnemonic:**

JUMPR REG

#### Format:

31	28	23	15	7	0
x x x	REG	x x x x	x x x x x x x x x x x	X X C2	

# Description.

Unconditional jump by the contents of the general-purpose register. The contents of the register determines the offset of the first command in a new instruction flow.

## Altered flags:

None.

## **Example:**

JUMPR R16

#### **Protection violations:**

# **CALLR** – subroutine call by register content

#### **Mnemonic:**

CALLR REG

#### Format:

31 28	23	15	7	0
X X X REG	x x x x x x x x	× × × × × × × ×	X X C3	

# Description.

Unconditional call of the subroutine by the contents of the register. The contents of the register determines the offset of the first subroutine instruction in the code object.

## Altered flags:

None.

## **Example:**

CALLR R23

- 1. Code object limits violation.
- 2. Stack limits violation.

# JC - jump conditional if flag set to 1

## **Mnemonic:**

JC REG:CC,Displacement

#### **Format:**

31		23	15	7	0
CC	REG		Displacement	C4	

# Description.

Conditional jump if the selected flag is set to 1. The relative offset is supplemented by the sign bit on the left and is summed with the address of the JC instruction.

CC	Flag	Description
0	ZF	Zero flag
1	CF	Carry flag
2	SF	Sign flag
3	OF	Overflow flag /integer operations/
4	IF	Infinity flag /floating point operations/
5	NF	Not a number flag
6	DF	Data flag
7	1	Always "true" jump condition

# Altered flags:

None.

## **Example:**

JC R16:SF,Displacement Lab1

## **Protection violations:**

# JNC – jump conditional if flag set to 0

## **Mnemonic:**

JNC REG:CC,Displacement

#### Format:

31	28	23	15	7	0
CC	REG		Displacement	C5	

# Description.

Conditional jump if flag is cleared.

# Altered flags:

None.

## **Example:**

JNC R16:SF,Displacement Lab1

## **Protection violations:**

## LOOP - loop

#### **Mnemonic:**

LOOP REG, Displacement

#### **Format:**

31	28	23	15	7 0
x x x	REG	Di	isplacement	C6

# Description.

The instruction is designed to organize the cycle. The loop counter is located in the general-purpose register. The offset from the instruction is supplemented by 19 bits on the left and is summed with the address of the LOOP instruction itself to obtain the address of the first instruction in the loop.

## Altered flags:

None.

## **Example:**

LOOP R6, Displacement Cycle0

#### **Protection violations:**

## **MEMALLOC** – memory allocation request

#### **Mnemonic:**

MEMALLOC REG

#### **Format:**

31	28	23	15	7	0
x x x	REG	x x x x	<pre></pre>	X X X C7	

#### Description.

Request a block of memory or free a block of memory. The parameter specified in the general-purpose register determines whether a request will be made for a new block or release of the old one.

To obtain a new memory block, it is necessary to indicate the required block size in bits [63:32]. Size must be expressed in 32-byte paragraphs. Bits [31: 0] must be in the zero state for the operation of allocating a new block.

If bits [31: 0] contain a value other than 0, then the block is freed, and this value is interpreted as the selector of the object that is freed. Object can be released when owner field from object's descriptor is equal to PSO selector. If CPL=0 owner's verification skips by processor.

#### Altered flags:

None.

#### **Example:**

MEMALLOC R7

#### **Protection violations:**

# **RET** - return from subroutine

## **Mnemonic:**

RET

#### Format:

31	23	15	7	0
x x x x x x x x	x x x x x x x x	x x x x x x	X X C8	

# Description.

Return from the subroutine.

# Altered flags:

None.

# **Example:**

RET


- 1. Code object limits violation.
- 2. Stack limits violation.

# **ENDMSG** - end of message

#### **Mnemonic:**

**ENDMSG** 

#### Format:



# Description.

The instruction terminated the processing of the hardware interrupt or message and restores the execution of the interrupted process.

## Altered flags:

None.

## **Example:**

**ENDMSG** 

- 1. Empty context stack.
- 2. Invalid return PSO selector in context stack.

# JUMPI - jump by immediate displacement

#### **Mnemonic:**

JUMPI Displacement

#### Format:

31	23	15	7	0
Displacement			CA	

# Description.

Unconditional jump with immediate value of relative displacement. 24 bits of the offset specified in the command are complemented by 11 bits on the left and are summed with the address of the JUMPI command itself.

## Altered flags:

None.

## **Example:**

JUMPI Displacement Label11

#### **Protection violations:**

# **CALLI** – subroutine call by immediate displacement

## **Mnemonic:**

CALLI Displacement

#### Format:

31	23	15	7	0
Displacement			СВ	

# Description.

Unconditional subroutine call with immediate value of relative displacement.

# Altered flags:

None.

#### **Example:**

CALLI Displacement Label11

- 1. Code object limits violation.
- 2. Stack limit violation.

# **BKPT** – breakpoint

#### **Mnemonic:**

**BKPT** 

## Format:

31	23	15	7	0
x x x x x x x x x	x x x x x x	x x x x x x x x x	X X X CC	

# **Description.**

Breakpoint generation.

# Altered flags:

None.

# **Example:**

BKPT

# **Protection violations:**

# **SLEEP - process sleeps**

## **Mnemonic:**

**SLEEP** 

#### Format:



#### Description.

A process frees the core to execute other processes before the activity timer for the current process located in the PTR register ends. Instruction SLEEP resets PTR counter to value 2 what causes switch of processes in short time.

## Altered flags:

None.

## **Example:**

SLEEP

## **Protection violations:**

# **NOP** – no operations

## **Mnemonic:**

NOP

## Format:

31	23	15	7	0
x x x x x	× × × × × × × × ×	( x x x x x x x x x	X X X FF	

# **Description.**

Do nothing instruction.

# Altered flags:

None.

# **Example:**

NOP

# **Protection violations:**