



Altıum.









Date: 20/02/24 Time: 22:42:36 Sheet4 of 7 \*
File: D\Dropbox\Projects\LED MATRIX\Design\PCB\LED MAT 3\Release2\S3 LED MAT FPGA POWER.SchDoc








DD2\_ISN74HCT245PW


P3_Header 10X2H			
H_R0	1	H_G0	
H_B0	3	H_R1	
H_G1	5	H_B1	
H_R2	7	H_G2	
H_B2	9		-GND
H_A3	11	H_A4	HOM
	13	H_A0	
H_A1	15	H_A2	
H_CLK	17	H_LT	
H_OE	19		
	17	^	





Title <b>HUB</b>		
Size: A4	Number:	Revision:2.0
Date: 20/02/24	Time: 22:42:36	Sheet 5 of 7




File: D:\Dropbox\Projects\LED\_MATRIX\Design\PCB\LED\_MAT\_3\Release2\LED\_MAT\_HUB.SchDoc








DD2\_2SN74HCT245PW








Title <b>HUB</b>		
Size: A4	Number:	Revision:2.0
Date: 20/02/24	Time: 22:42:36	Sheet 5 of 7




File: D:\Dropbox\Projects\LED\_MATRIX\Design\PCB\LED\_MAT\_3\Release2\LED\_MAT\_HUB.SchDoc








DD2\_3SN74HCT245PW






Title <b>HUB</b>		
Size: A4	Number:	Revision:2.0
Date: 20/02/24	Time: 22:42:36	Sheet 5 of 7




File: D:\Dropbox\Projects\LED\_MATRIX\Design\PCB\LED\_MAT\_3\Release2\LED\_MAT\_HUB.SchDoc




Title Power			
Size: A3	Number: Power	Revision: 2.0	
Date: 20/02/24	Time: 22:42:36	Sheet 6 of 7	

File: D:\Dropbox\Projects\LED\_MATRIX\Design\PCB\LED\_MAT\_3\Release2\Power.SchDox

Altıum.





Title <b>RAM</b>		
Size: A4	Number:	Revision:2.0
D / 20/02/24	TT: 00 40 07	C1 . 7 C 7

Altıum.

| Date: 20/02/24 | Time: 22:42:37 | Sheet 7 of 7 | File: D:\Dropbox\Projects\LED\_MATRIX\Design\PCB\LED\_MAT\_3\Release2\PSRAM.SchDoc

