ECE 341, Fall 2013,

Siddharth Dedhia (sdedhia)

Project 2 NOC Report

Description

There are several components to the NoC systemverilog implementation. The most complex one being the organization of the router, who’s job is to route the packets to the appropriate ports in the least possible time, and at the same time being fair to all the ports. To avoid designing a very complex FSM for the router there is a queue at each of ports’ output buffer that can hold at most 4 items and can pipeline the data before it is sent to the node. There is further logic in the router to maintain a round robin priority so as to be fair to each node if data appears on them at the **same time** and wants to go to the **same place**. Priority is not invoked if at the same time multiple nodes want to send data to different destinations, in which case there is a concurrent transfer of data from the input buffers of the ports to the appropriate queues.

Datapath

FIFO

Node

Router

FSM’s

Node –Handshakes

Router - Handshakes

Queue

Router

Testbench

The testbench I wrote first checked whether a packet was successfully sent within a router. Thereafter it checked whether a packet was correctly sent between routers. Then multiple packets were sent from different nodes to different destinations, to check for concurrency. The final check was to send multiple packets to the same destination and check whether no packet was dropped. The FIFO and handshakes were tested individually in the prelab testbench and the queue was tested separately with a different testbench.