











Project Summary

Device

Schematic

Timing Constraints

Create Clock

Clocks (1)

Create Clock (1)

Create Generated Clock (0)

Rename Auto-Derived Clock (0)

Set Clock Latency (0)

Set Clock Uncertainty (0)

Set Clock Groups (0)

Set Clock Sense (0)

Set Input Jitter (0)

Set System Jitter (0)

Set External Delay (0)

Inputs (0)

Set Input Delay (0)

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		
Double click to create a Create Clock constraint									

All Constraints

Position	Command	Scoped Cell
Constraints		
compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

Apply

Cancel

Timing

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (21)

Intra-Clock Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0,000 ns	Worst Hold Slack (WHS): 0,145 ns	Worst Pulse Width Slack (WPWS): 1,185 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 12	Total Number of Endpoints: 12	Total Number of Endpoints: 29

Timing Summary - timing\_1



### Create Clock (1)

Create Generated Clock (0)

### Rename Auto-Derived Clock (0)

Set Clock Latency (0)

Set Clock Uncertainty (0)

Set Clock Groups (0)

Set Clock Sense (0)

Set Input Jitter (0)

Set System Jitter (0)

Set External Delay (0)

## Set Input Delay (0)

Apply Cancel

?



Καθ. διάδοσης

Timing Summary - timing\_1



Project Summary x Device x Schematic x **Timing Constraints** x

⏏ ⏏ ⏏ ⏏

⏏ + - ✎ Create Clock

⏏ Clocks (1)

- Create Clock (1)
- Create Generated Clock (0)
- Rename Auto-Derived Clock (0)
- Set Clock Latency (0)
- Set Clock Uncertainty (0)
- Set Clock Groups (0)
- Set Clock Sense (0)
- Set Input Jitter (0)
- Set System Jitter (0)
- Set External Delay (0)

⏏ Inputs (0)

- Set Input Delay (0)

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		
Double click to create a Create Clock constraint									

**All Constraints**

🔍 ⏏ ⏏ ⏏ ⏏ ⏏ ⏏ ⏏

Position	Command	Scoped Cell
⏏ Constraints		
⏏ compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

Apply Cancel

**Timing**

🔍 ⏏ ⏏ ⏏ ⏏ ⏏ ⏏ ⏏

⏏ Intra-Clock Paths - CLK - Hold

Hold 0,145 ns (10)

Pulse Width 1,185 ns (30)

Inter-Clock Paths

Other Path Groups

User Ignored Paths

> Unconstrained Paths

Καθ.μολυνσης

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Cl
Path 11	0.145	1	2	4	a_temp1_reg[3]/C	temp_ab_max2_reg[3]/D	0.389	0.248	0.141	0.0	CLK	CLK		
Path 12	0.145	1	2	4	c_temp1_reg[3]/C	temp_cd_max2_reg[3]/D	0.389	0.248	0.141	0.0	CLK	CLK		
Path 13	0.209	1	2	4	a_temp1_reg[3]/C	temp_ab_max2_reg[0]/D	0.453	0.245	0.208	0.0	CLK	CLK		
Path 14	0.209	1	2	4	a_temp1_reg[3]/C	temp_ab_max2_reg[1]/D	0.453	0.245	0.208	0.0	CLK	CLK		
Path 15	0.209	1	2	4	a_temp1_reg[3]/C	temp_ab_max2_reg[2]/D	0.453	0.245	0.208	0.0	CLK	CLK		

Timing Summary - timing\_1

Project Summary

Device

Schematic

Timing Constraints

Create Clock

Clocks (1)

Create Clock (1)

Create Generated Clock (0)

Rename Auto-Derived Clock (0)

Set Clock Latency (0)

Set Clock Uncertainty (0)

Set Clock Groups (0)

Set Clock Sense (0)

Set Input Jitter (0)

Set System Jitter (0)

Set External Delay (0)

Inputs (0)

Set Input Delay (0)

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		
Double click to create a Create Clock constraint									

1/3.37 = 297MHz

All Constraints

Position	Command	Scoped Cell
Constraints		
compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

ApplyCancel

Timing

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (21)

Intra-Clock Paths

CLK

Setup 0.000 ns (10)

Timing Summary - timing\_1

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0,000 ns	Worst Hold Slack (WHS): 0,145 ns	Worst Pulse Width Slack (WPWS): 1,185 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 12	Total Number of Endpoints: 12	Total Number of Endpoints: 29