




< > < <





The screenshot shows a software interface with a window titled "Sources Netlist". The window has a toolbar with icons for zooming in/out, a home icon, and a settings gear. Below the toolbar, the "GraterA" source is expanded, showing a tree view with two items: "Nets (97)" and "Leaf Cells (79)".

**Timing Constraints**

**Create Clock**

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		

*Double click to create a Create Clock constraint*

**All Constraints**

Position	Command	Scoped Cell
<b>Constraints</b>		
▼ compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

Apply Cancel

The screenshot shows the 'Design Timing Summary' window. The sidebar on the left contains the following items: General Information, Timer Settings, Design Timing Summary (highlighted), Clock Summary (1), Check Timing (21), Intra-Clock Paths, Inter-Clock Paths, Other Path Groups, and User Ignored Paths. The main area displays a table with three columns: Setup, Hold, and Pulse Width. The table contains the following data:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0,000 ns	Worst Hold Slack (WHS): 0,145 ns	Worst Pulse Width Slack (WPWS): 1,185 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 24	Total Number of Endpoints: 24	Total Number of Endpoints: 41

Below the table, a status message reads: 'All user specified timing constraints are met.'

Sources Netlist

- temp\_ab\_max2[0]\_i\_1 (LUT5)
- temp\_ab\_max2[1]\_i\_1 (LUT5)
- temp\_ab\_max2[2]\_i\_1 (LUT5)
- temp\_ab\_max2[2]\_i\_2 (LUT6)
- temp\_ab\_max2[3]\_i\_1 (LUT2)
- temp\_ab\_max2\_reg[0] (FDCE)
- temp\_ab\_max2\_reg[1] (FDCE)
- temp\_ab\_max2\_reg[2] (FDCE)
- temp\_ab\_max2\_reg[3] (FDCE)
- temp\_abc\_max3[0]\_i\_1 (LUT5)
- temp\_abc\_max3[1]\_i\_1 (LUT5)
- temp\_abc\_max3[2]\_i\_1 (LUT5)
- temp\_abc\_max3[2]\_i\_2 (LUT6)
- temp\_abc\_max3[3]\_i\_1 (LUT2)
- temp\_abc\_max3\_reg[0] (FDCE)

Path Properties

Path 1

Summary

Name	Path 1
Slack	0.000ns
Source	temp_abc_max3_reg[0]/C (rising edge-trigge

General Properties Report Cells Nets Net Segments

Project Summary Device Schematic Timing Constraints

Create Clock

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		

Double click to create a Create Clock constraint

All Constraints

Position	Command	Scoped Cell
compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

Apply Cancel

Tcl Console Messages Log Reports Design Runs Timing

Intra-Clock Paths - CLK - Setup

Καθυστ. διάδοσης

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clo
Path 1	0.000	2	3	3	temp_abc_max3_reg[0]/C	Grater_reg[0]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 2	0.000	2	3	3	temp_abc_max3_reg[0]/C	Grater_reg[1]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 3	0.000	2	3	3	temp_abc_max3_reg[0]/C	Grater_reg[2]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 4	0.894	2	3	3	a_temp1_reg[0]/C	temp_ab_max2_reg[0]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 5	0.894	2	3	3	a_temp1_reg[0]/C	temp_ab_max2_reg[1]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 6	0.894	2	3	3	a_temp1_reg[0]/C	temp_ab_max2_reg[2]/D	2.340	0.897	1.443	3.4	CLK	CLK		
Path 7	0.894	2	3	3	temp ab max2 req[0]/C	temp abc max3 req[0]/D	2.340	0.897	1.443	3.4	CLK	CLK		

Timing Summary - timing\_1



Sources Netlist x ? \_ □ □

GraterA

Nets (97)

Leaf Cells (79)

- a\_IBUF[0]\_inst (IBUF)
- a\_IBUF[1]\_inst (IBUF)
- a\_IBUF[2]\_inst (IBUF)
- a\_IBUF[3]\_inst (IBUF)
- a\_temp1\_reg[0] (FDCE)
- a\_temp1\_reg[1] (FDCE)
- a\_temp1\_reg[2] (FDCE)
- a\_temp1\_reg[3] (FDCE)
- b\_IBUF[0]\_inst (IBUF)
- b\_IBUF[1]\_inst (IBUF)
- b\_IBUF[2]\_inst (IBUF)
- b\_IBUF[3]\_inst (IBUF)

Path Properties ? \_ □ □ x

Path 11 ← → ⚙

Summary

Name	Path 11
Slack (Hold)	0.145ns
Source	a_temp1_reg[3]/C (rising edge-triggered cell FC

General Properties Report Cells Nets Net Segme4 ▶

Project Summary x Device x ? \_ □ □

← → 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍

Tcl Console Messages Log Reports Design Runs Timing x ? \_ □ □

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (21)

Intra-Clock Paths

CLK

Setup 0,000 ns (10)

Hold 0,145 ns (10)

Timing Summary - timing\_1

Intra-Clock Paths - CLK - Hold

καθ.μόλυνσης

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock
Path 13	0.152	0	1	1	c_temp1_reg[0]/C	c_temp2_reg[0]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 14	0.152	0	1	1	c_temp1_reg[1]/C	c_temp2_reg[1]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 15	0.152	0	1	1	c_temp1_reg[2]/C	c_temp2_reg[2]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 16	0.152	0	1	1	c_temp1_reg[3]/C	c_temp2_reg[3]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 17	0.152	0	1	1	d_temp1_reg[0]/C	d_temp2_reg[0]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 18	0.152	0	1	1	d_temp1_reg[1]/C	d_temp2_reg[1]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 19	0.152	0	1	1	d temp1 req[2]/C	d temp2 req[2]/D	0.288	0.147	0.141	0.0	CLK	CLK		



Sources Netlist

- temp\_ab\_max2[0]\_i\_1 (LUT5)
- temp\_ab\_max2[1]\_i\_1 (LUT5)
- temp\_ab\_max2[2]\_i\_1 (LUT5)
- temp\_ab\_max2[2]\_i\_2 (LUT6)
- temp\_ab\_max2[3]\_i\_1 (LUT2)
- temp\_ab\_max2\_reg[0] (FDCE)
- temp\_ab\_max2\_reg[1] (FDCE)
- temp\_ab\_max2\_reg[2] (FDCE)
- temp\_ab\_max2\_reg[3] (FDCE)
- temp\_abc\_max3[0]\_i\_1 (LUT5)
- temp\_abc\_max3[1]\_i\_1 (LUT5)
- temp\_abc\_max3[2]\_i\_1 (LUT5)
- temp\_abc\_max3[2]\_i\_2 (LUT6)
- temp\_abc\_max3[3]\_i\_1 (LUT2)
- temp\_abc\_max3\_reg[0] (FDCE)

Path Properties

Path 1

Summary

Name	Path 1
Slack	0.000ns
Source	temp_abc_max3_reg[0]/C (rising edge-trigge

General Properties Report Cells Nets Net Segments

Project Summary Device Schematic Timing Constraints

Create Clock

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
1	CLK	3.370	0.000	1.685	<input type="checkbox"/>	[get_ports clk]	compare_xdc.xdc		

Double click to create a Create Clock constraint

1/3.37=297 MHZ

All Constraints

Position	Command	Scoped Cell
compare_xdc.xdc (C:/Users/rouss/Desktop/compare_xdc.xdc)		
1	create_clock -period 3.370 -name CLK -waveform {0.000 1.685} [get_ports clk]	

Apply Cancel

Tcl Console Messages Log Reports Design Runs Timing

Intra-Clock Paths - CLK - Hold

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock
Path 11	0.145	1	2	4	a_temp1_reg[3]/C	temp_ab_max2_reg[3]/D	0.389	0.248	0.141	0.0	CLK	CLK		
Path 12	0.145	1	2	4	temp_ab_max2_reg[3]/C	temp_abc_max3_reg[3]/D	0.389	0.248	0.141	0.0	CLK	CLK		
Path 13	0.152	0	1	1	c_temp1_reg[0]/C	c_temp2_reg[0]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 14	0.152	0	1	1	c_temp1_reg[1]/C	c_temp2_reg[1]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 15	0.152	0	1	1	c_temp1_reg[2]/C	c_temp2_reg[2]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 16	0.152	0	1	1	c_temp1_reg[3]/C	c_temp2_reg[3]/D	0.288	0.147	0.141	0.0	CLK	CLK		
Path 17	0.152	0	1	1	d temp1 req[0]/C	d temp2 req[0]/D	0.288	0.147	0.141	0.0	CLK	CLK		

Timing Summary - timing\_1