

Design and Implementation of Oven Operation from FSM to system on chip using block-level netlist with io pad cells and corner cells

Kazi Mustafizur Rahman*, Muhammad Idrak, MD. Mushfiqur Rahman, Sadia Islam, Sakib Al Mahmood
Dept of Electrical and Electronic Engineering, Ahsanullah University of Science and Technology

Abstract— This investigation paves the way to an oven-functional design using a VLSI design. This paper is prepared using the background information on Verilog HDL and placement and routing. We have designed and implemented a highly efficient System-on-Chip (SoC) using Block-Level Netlist, Pad Cells, Corner Cells, and gpd45 to achieve optimal performance, power efficiency, and robustness under various operating conditions. Views and studies were analyzed from different research to design an oven operation. The software and modern tools used in the whole process are Modelsim, Genus Synthesis Solution, and Innovus Implementation System.

METHODOLOGY

The step-by-step procedure is carefully explained in a numbered sequence below,

1. Design of the RTL

HDL: Verilog, Tool: EDA Playground.

2. Testbench

HVL: System Verilog, Tool: EDA Playground

3. Synthesis using Genus

Synthesis using Genus is performed according to the SDC constraints shown in Table I.

TABLE I. SDC CONSTRAINTS

Parameters	Values
Initial Clock frequency (MHz)	205
Maximum transition (ns)	0.9
Driving cell	BUFX8
Input delay (ns)	1.86
Output delay (ns)	2.38
Max Fanout	8

4. Gates and power information

After synthesis, the total number of gates is 1323. The total internal power is 6.17, the total switching power is 0.07, the total leakage power is 0.38 and the total power is 6.629.

5. Layout of the IC

From the post-synthesized netlist and SDC files, we have designed the IC layout with proper design constraints, pad cells, and corner cells using Innovus.

6. Removal of violation before CTS

Generated STA reports before CTS and cleared all violations.

7. Removal of violation after routing

Generate STA reports after routing and clear all violations.

8. Physical verifications

Performed DRC, Geometry Connectivity, ARC and cleared the violations.

All the experimental variables are identified and named below,

```
create_clock -name clk -period 4.87 [get_ports clk]
set_clock_uncertainty -setup 0.5
set_clock_uncertainty -hold 0.5 [get_clocks clk]
set_max_transition 0.9 [get_ports clk]
set_clock_transition -min -fall 0.5 [get_clocks clk]
set_clock_transition -min -rise 0.5 [get_clocks clk]
set_clock_transition -max -fall 0.5 [get_clocks clk] S
set_clock_transition -max -rise 0.5 [get_clocks clk]
DRIVING_CELL BUFX8
Set_max_fanout number 8
set_load 0.5 [all_outputs]
set_input_delay -max 1.86 [all_inputs]
set_output_delay -max 0.5 [all_outputs]
remove_assign -buffer_or_inverter BUFX16 -
design [current_design]
```

A brief description of the approaches to meet Independent variable constraints are discussed below,

Firstly, GaInP and Laser are described broadly. Then in methodology, we set the parameters and described how those are related in this paper. The equations are developed and described for analysis and simulation. Finally, we have discussed the benefits, shortcomings, results, and conclusion are provided.

RESULT ANALYSIS

The final density, total placed cells, remaining violations, and other important parameters are presented as shown in Table II.

TABLE II. OBTAINED PARAMETERS.

Parameters	Values
Final density	???
Total placed cells	172
Remaining violations	0
Warnings	0
Total Cap	2.82889e-12 F
Total instances	181

Total fillers and decap	0
Area	1323

CONCLUSION

In Innovus the VDD and the VSS don't get connected, as blockage occurs, which is a drawback. So, the wire is not correctly in its required position which causes the dangling problem.

The code was modified in PAD cells, then we performed synthesis, then we performed floor planning, power planning, pin assignment, shown placed cells, remaining violations, and other important parameters were extracted. The overall processes were well and the connections and other parameters were as we expected.

PICTORIAL REPRESENTATION




Fig. 1. Operation Diagram

```

ee_190205036@aust:~$ cat synthesis.tcl
set_db init_lib_search_path "pdk/stdcell_pdk/iopad"
set_db library "slow_vddiv2_basicCells.lib pads_SS_slvg.lib"
set_db lef_library "pdk/stdcell/gsclib045_tech.lef pdk/stdcell/gsclib045_macro.lef pdk/iopad/giolib045.lef"
set_db hdl_search_path input_files

read_hdl oven_wp.ad.v
elaborate

set_top_module oven_wp.ad
current_design oven_wp.ad
write_hdl > oven_wp.ad.elaborated.v

##### constraints #####
create_clock -name clk -period 4.87 [get_ports PAD_clk]
set_clock_uncertainty -setup 0.5 [get_clocks clk]
set_clock_uncertainty -hold 0.5 [get_clocks clk]
set_max_transition 0.9 [get_ports PAD_clk]
set_clock_transition -min -fall 0.5 [get_clocks clk]
set_clock_transition -min -rise 0.5 [get_clocks clk]
set_clock_transition -max -fall 0.5 [get_clocks clk]
set_clock_transition -max -rise 0.5 [get_clocks clk]
set_clock_groups -name original -group [list [get_clocks clk]]
set_DRIVING_CELL BUF8X8
set_DRIVE_PIN {Y}
set_driving_cell -lib_cell $DRIVING_CELL -pin $DRIVE_PIN [all_inputs]
set_max_fanout 8 [current_design]
set_load 0.5 [all_outputs]
set_operating_conditions PVT 1P08V 125C
set_input_delay -max 1.86 [all_inputs]
set_output_delay -max 2.38 [all_outputs]
set_dont_use SDFFOX*
#####

1,1 Top

```

Fig. 3. Synthesis tcl

```

ee_190205036@aust:~$ cat synthesis.tcl
current_design oven_wp.ad
write_hdl > oven_wp.ad.elaborated.v

##### constraints #####
create_clock -name clk -period 4.87 [get_ports PAD_clk]
set_clock_uncertainty -setup 0.5 [get_clocks clk]
set_clock_uncertainty -hold 0.5 [get_clocks clk]
set_max_transition 0.9 [get_ports PAD_clk]
set_clock_transition -min -fall 0.5 [get_clocks clk]
set_clock_transition -min -rise 0.5 [get_clocks clk]
set_clock_transition -max -fall 0.5 [get_clocks clk]
set_clock_transition -max -rise 0.5 [get_clocks clk]
set_clock_groups -name original -group [list [get_clocks clk]]
set_DRIVING_CELL BUF8X8
set_DRIVE_PIN {Y}
set_driving_cell -lib_cell $DRIVING_CELL -pin $DRIVE_PIN [all_inputs]
set_max_fanout 8 [current_design]
set_load 0.5 [all_outputs]
set_operating_conditions PVT 1P08V 125C
set_input_delay -max 1.86 [all_inputs]
set_output_delay -max 2.38 [all_outputs]
set_dont_use SDFFOX*
#####

remove_assign -buffer_or_inverter BUF8X16 -design [current_design]
syn_gen
write_hdl > oven_wp.ad.generic.v
syn_map
write_hdl > oven_wp.ad.post_synthesis.v
set_remove_assign_options -buffer_or_inverter BUF8X12 -verbose
remove_assigns_without_opt -buffer_or_inverter BUF8X12 -verbose
syn_opt
write_mapped > oven_wp.ad.mapped.v
write_sdc > oven_wp.ad.sdc

43,1 Bot

```

Fig. 4. Synthesis tcl




Fig. 2. Testbench

```

ee_190205036@aust:~$ cat gate_count.tcl
File Edit View Search Terminal Help

WARNING IMPOPT-3602 1 The specified path group name %s is not ...
WARNING IMPCTE-298 32 Could not locate cell %s in any library ...
WARNING IMPCTE-187 1 The following globals have been obsolete...
WARNING IMPCTH-77 1 Option "%s" for command %s is obsolete...
WARNING TECHLIB-382 20 No function defined for cell '%s'. The c...
*** Message Summary: 106 warning(s), 0 error(s)

3
innovus 2> report
reportAlwaysOnBuffer
reportCapViolation
reportCellPad
reportCongestArea
reportCongestion
reportCrtInstance
reportCrtNet
reportCrtTerm
reportDanglingNet
reportDanglingPort
reportDeCap
reportDeCapCellCandidates
reportDelayCalculation
reportDensityMap
reportFanoutViolation
reportFootPrint
reportFreqViolation
reportGateCount
reportIgnoreNets
reportIlsStatus
reportInstPad
reportIsolation
reportItagInst
reportLegalWireWidthForBump
innovus 2> reportGateCount
Gate area 1.9268 um^2
[0] oven_wp.ad Gates=1323 Cells=172 Area=1358.1 um^2
innovus 3>

11:25 PM 2/3/2024

```

Fig. 5. Gate Count




Fig. 6. Power calculation




Fig. 7. Power calculation




Fig. 8. Route hold opt




Fig. 9. Route hold




Fig. 10. Route setup hold




Fig. 11. Route setup




Fig. 12. STA CTS optimized




Fig. 15. DRC




Fig. 13. STA CTS optimized




Fig. 16. Verify connectivity




Fig. 14. STA pre CTS




Fig. 17. Verify process antenna




Fig. 18. Verify pg short




Fig. 21. Final Designed IC




Fig. 19. Verify power via




Fig. 20. Verify power stacked