Nanonrocassor Dasi	ign Competition Report
Nanoprocessor Desi	igh Competition Report
	Team: Hashtag
	Talagala S.A. 220630DGunawardana S.D.M.D. 220201N
	 Samarasinghe Y.B.P. 220554X
	 Arachchi K.A.K.N.K. 220039A

Content

- Assigned Lab Task
- Assembly Program and its Machine Code Representation
 - o Assembly Program
 - o <u>Machine Code</u>
- Components
 - o <u>Half Adder</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o <u>Full Adder</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o 4-Bit Add/Subtract Unit
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o 3-Bit Adder
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - <u>Timing Diagram</u>
 - o 2-Way 3-Bit Multiplexer
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o <u>2-Way 4-Bit Multiplexer</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o <u>8-Way 4-Bit Multiplexer</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o Register
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o 2 to 4 Decoder
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
 - o 3 to 8 Decoder

- Elaborated Design Schematic
- Design Source File
- Simulation Source File
- Timing Diagram
- o Register Bank
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o D Flip-Flop
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>Program Counter</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o Slow Clock
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>Program ROM</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o Instruction Decoder
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>Lookup Table for the 7 Segment Display</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>Nanoprocessor</u>
 - Elaborated Design Schematic
 - Hierarchy
 - Design Source File
 - Simulation Source File
 - Constraints
 - Timing Diagram
- Additional Features
- Enhanced and Newly Added Components to Accommodate the Additional Features
 - o <u>Enhanced Instruction Decoder</u>
 - o <u>Comparator</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File

- Timing Diagram
- o Shifter
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>2-Bit Multiplier</u>
 - Elaborated Design Schematic
 - Design Source File
 - Simulation Source File
 - Timing Diagram
- o <u>Testing Out Newly Added Features and Instructions</u>
 - ADD, SUB, MOVI and JMP Instructions
 - Lookup Table
 - <u>Timing Diagram</u>
 - MAX, MIN and MOV Instructions
 - Lookup Table
 - Timing Diagram
 - SHL and SHR Instructions
 - Lookup Table
 - <u>Timing Diagram</u>
- Optimizing Resource Consumption and Resource Utilization
- <u>Conclusion</u>
- <u>Contributions</u>

Assigned Lab Task

- Design and develop a 4-bit arithmetic unit that can add and subtract signed integers.
- Design and develop k-way b-bit multiplexers.
- Develop a register bank consisting of eight registers.
- Develop a program read-only memory (ROM) utilizing a Lookup Table to store our Assembly program.
- Decode instructions to activate necessary components on the processor.
- Write an Assembly program to calculate the total of all integers between 1 and 3 and convert it into machine code.
- Verify their functionality via simulation and on the development board.

Assembly Program and its Machine Code Representation

Assembly Program

```
IVOM
           R7, 1 ; Move immediate value 1 to register R7
   IVOM
           R6, 2 ; Move immediate value 2 to register R6
   MOVI
           R5, 3 ; Move immediate value 3 to register R5
         R7, R6 ; Add the values of registers R7 and R6, store result in
   ADD
R7
         R7, R5 ; Add the values of registers R7 and R5, store result in
   ADD
R7
   MOVI R0, 0; Move immediate value 0 to register R0
   JZR
         RO, 6; Jump to instruction 6 if the value in RO is zero
   END
           ; End the program
```


Machine Code

```
"101110000001", -- MOVI R7, 1
"1011000000010", -- MOVI R6, 2
"1010100000011", -- MOVI R5, 3
"001111100000", -- ADD R7, R6
"001111010000", -- ADD R7, R5
"1010000000000", -- MOVI R0, 0
"1100000000101" -- JZR R0, 6
```

Components

Half Adder

Elaborated Design Schematic




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity HA is
   B : in STD LOGIC; -- Input B
          S : out STD LOGIC; -- Output sum
          C : out STD LOGIC); -- Output carry
end HA;
architecture Behavioral of HA is
begin
   S<= A XOR B; -- Sum is the XOR of inputs A and B
   C<= A AND B;
                -- Carry is the AND of inputs A and B
end Behavioral;
```

```
----
-- Company:
-- Engineer:
--
-- Create Date: 02/16/2024 04:12:33 PM
-- Design Name:
-- Module Name: TB_HA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB HA is
-- Port ();
end TB HA;
architecture Behavioral of TB HA is
    COMPONENT HA
    PORT ( A, B : IN STD LOGIC;
           S, C : OUT STD LOGIC);
    END COMPONENT;
    SIGNAL a, b : std logic;
    SIGNAL s, c : std logic;
begin
    UUT: HA PORT MAP (
        A \Rightarrow a
         B => b,
         s \Rightarrow s
         C => c
                   );
    process
    begin
         a <= '0';
         b <= '0';
         WAIT FOR 100 ns;
         b <= '1';
         WAIT FOR 100 ns;
         b <= '0';
         a <= '1';
         WAIT FOR 100 ns;
         b <= '1';
         WAIT;
     end process;
end Behavioral;
```


Timing Diagram



Full Adder

The full adder circuit is constructed by combining two half adders.

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 02/13/2024 02:38:20 PM
-- Design Name:
-- Module Name: FA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity FA is
   C_out : out STD_LOGIC); -- Output carry-out
end FA;
architecture Behavioral of FA is
    component HA
                                  -- Half Adder component declaration
    port (
                                   -- Input A
    A: in std logic;
                                   -- Input B
    B: in std logic;
    S: out std_logic;
                                   -- Output sum
                                   -- Output carry
    C: out std logic);
    end component;
```


```
SIGNAL HAO S, HAO C, HA1 S, HA1 C : std logic; -- Internal signals for
half adders
begin
                                                -- Instantiation of first half
         HA 0 : HA
adder
             port map (
              A \Rightarrow A
             B => B,
              S \Rightarrow HA0 S,
              C => HA0 C);
         HA 1 : HA
                                                -- Instantiation of second half
adder
             port map (
              A \Rightarrow HA0 S,
              B => C_in,
              S \Rightarrow HA1 S,
              C => HA1 C);
         S <= HA1 S;
                                                -- Output sum is the output of
the second half adder
         C out <= HA0 C OR HA1 C;
                                                -- Output carry-out is the OR of
carry-out from both half adders
     end Behavioral;
```

```
----
-- Company:
-- Engineer:
--
-- Create Date: 02/16/2024 04:15:23 PM
-- Design Name:
-- Module Name: TB_FA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB FA is
-- Port ( );
end TB_FA;
architecture Behavioral of TB_FA is
        COMPONENT FA
        PORT ( A, B, C in : IN STD LOGIC;
                S, C out : OUT STD LOGIC);
        END COMPONENT;
        SIGNAL a, b, c in : std logic;
        SIGNAL s, c out : std logic;
begin
    UUT: FA PORT MAP (
         A \Rightarrow a
         B \Rightarrow b
         C in \Rightarrow c in,
         S \Rightarrow s
         C_out => c_out);
    process
    begin
     a <= '0';
     b <= '0';
     c in <= '0';
     WAIT FOR 100 ns;
     c in <= '1';
     WAIT FOR 100 ns;
     b <= '1';
     c in <= '0';
     WAIT FOR 100 ns;
     c_in <= '1';</pre>
     WAIT FOR 100 ns;
     a <= '1';
     b <= '0';
     c in <= '0';
     WAIT FOR 100 ns;
     c in <= '1';
     WAIT FOR 100 ns;
     b <= '1';
     c in <= '0';
     WAIT FOR 100 ns;
     c in <= '1';
     WAIT;
    end process;
```

end Behavioral;


Timing Diagram



4-Bit Add/Subtract Unit

The 4-bit add/subtract unit is constructed by using 4 full adders.

Elaborated Design Source



```
-- Company:
-- Engineer:
-- Create Date: 04/17/2024 01:08:05 PM
-- Design Name:
-- Module Name: Add Sub 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Add Sub 4bit is
   Port (
                                                   -- Input A (4-bit)
        A: in Std Logic Vector (3 downto 0);
        B: in Std Logic Vector (3 downto 0);
                                                     -- Input B (4-bit)
       S: out Std Logic Vector (3 downto 0);
                                                      -- Output
sum/difference (4-bit)
       Add Sub Sel : in STD LOGIC;
                                                      -- Selector for
addition/subtraction
       Carry : out STD LOGIC;
                                                      -- Output carry bit
        Zero: out Std Logic
                                                      -- Output zero flag
    );
end Add Sub 4bit;
architecture Behavioral of Add Sub 4bit is
   -- Component declaration for a full adder
```


```
component FA
          port (
                A: in std logic;
                B: in std logic;
                C in: in std_logic;
                S: out std logic;
                C out: out std logic
          );
     end component;
     -- Internal signals
     Signal S out, B in, FA C: Std Logic Vector (3 downto 0);
     Signal C out: Std Logic;
begin
     -- Full adder instances for each bit
     FA 0 : FA
          port map (
                A \Rightarrow A(0),
                B \Longrightarrow B in(0),
                C in => Add Sub Sel,
                S \Rightarrow S \text{ out } (0),
                C \text{ out } \Rightarrow FA C(0)
          );
     FA_1 : FA
          port map (
                A \Rightarrow A(1),
               B \implies B in(1),
                C \text{ in } \Longrightarrow FA C(0),
                S => S_out(1),
                C_out => FA_C(1)
          );
     FA 2 : FA
          port map (
                A \Rightarrow A(2),
                B \Rightarrow B in(2),
                C \text{ in } \Longrightarrow FA C(1),
                S \Rightarrow S \text{ out (2)},
                C out \Rightarrow FA C(2)
          );
     FA 3 : FA
          port map (
                A \Rightarrow A(3),
               B \implies B_{in}(3),
                C in \Rightarrow FA C(2),
                S \Rightarrow S \text{ out (3)},
                C out \Rightarrow FA C(3)
          );
     -- Logic for selecting the input B based on the operation
     B in(0) \leftarrow Add Sub Sel XOR B(0);
     B in(1) \leftarrow Add Sub Sel XOR B(1);
     B in (2) \leftarrow Add Sub Sel XOR B (2);
     B in(3) \leftarrow Add Sub Sel XOR B(3);
```

```
-- Assigning carry out and zero flag
C_out <= FA_C(3);
Zero <= NOT (S_out(0) OR S_out(1) OR S_out(2) OR S_out(3) OR C_out);
-- Output assignments
S <= S_out;
Carry <= C_out;
end Behavioral;</pre>
```

```
-- Company:
-- Engineer:
-- Create Date: 04/22/2024 11:10:39 AM
-- Design Name:
-- Module Name: TB Add Sub 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Add Sub 4bit is
-- Port ( );
end TB_Add_Sub_4bit;
architecture Behavioral of TB Add Sub 4bit is
```

```
component Add Sub 4bit is
    Port (A: in Std Logic Vector (3 downto 0);
          B: in Std Logic Vector (3 downto 0);
          S: out Std_Logic_Vector (3 downto 0);
          Add Sub Sel : in STD LOGIC;
          Carry : out STD LOGIC;
          Zero: out Std Logic);
end component;
signal A,B,S: STD LOGIC VECTOR(3 DOWNTO 0);
signal Add Sub Sel:STD LOGIC;
signal C out:std logic;
signal zero,overFlow:std logic;
begin
    UUT:Add_Sub_4bit PORT MAP(A,B,S,Add_Sub_Sel,C_out,zero);
    main: process begin
        -- Add
        Add Sub Sel<='0';
        A<="0111";
        B<="0100";
        wait for 200 ns;
        Add Sub Sel<='0';
        A<="0111";
        B<="0100";
        wait for 200 ns;
        -- Subtract
        Add Sub Sel<='1';
        A<="1000";
        B<="0101";
        wait for 200 ns;
        Add Sub Sel<='1';
        A<="1000";
        B<="0101";
        wait for 200 ns;
        -- Zero
        Add_Sub Sel<='0';
        A<="0000";
        B<="0000";
        wait;
    end process;
end Behavioral;
```


Timing Diagram



3-Bit Adder

The 3-bit adder is implemented by employing 3 full adders.

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/20/2024 10:26:26 AM
-- Design Name:
-- Module Name: Adder 3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Adder 3bit is
                                                      -- Input A (3-bit)
    Port ( A: in Std Logic Vector (2 downto 0);
           B: in Std Logic Vector (2 downto 0);
                                                        -- Input B (3-bit)
           S: out Std Logic Vector (2 downto 0);
                                                       -- Output sum (3-bit)
           C in : in STD LOGIC;
                                                         -- Carry-in
           C out : out STD LOGIC);
                                                         -- Carry-out
end Adder 3bit;
architecture Behavioral of Adder 3bit is
component FA
      port (
      A: in std logic;
      B: in std logic;
      C_in: in std logic;
       S: out std logic;
       C out: out std logic);
```


```
end component;
                                               -- Carry vector for
SIGNAL FA C: Std Logic Vector (2 downto 0);
each bit
SIGNAL internal C out: Std Logic;
                                                          -- Internal carry-
begin
  FA 0 : FA
           port map (
           A => A(0),
                                                          -- First bit of A
           B \implies B(0),
                                                          -- First bit of B
           C in =>'0',
                                                          -- Initial carry-in
is 0
           S => internal_S(0),
                                                          -- Output sum of
first bit
          C out \Rightarrow FA C(0));
                                                          -- Carry-out of
first bit
  FA 1 : FA
      port map (
                                                          -- Second bit of A
           A \Rightarrow A(1),
           B \implies B(1),
                                                          -- Second bit of B
                                                          -- Carry-in from
          C in => FA C(0),
first bit's FA
           S \Rightarrow internal S(1),
                                                          -- Output sum of
second bit
           C \text{ out } \Rightarrow FA C(1);
                                                          -- Carry-out of
second bit
   FA 2 : FA
       port map (
                                                          -- Third bit of A
           A => A(2),
           B => B(2),
                                                          -- Third bit of B
           C \text{ in } \Longrightarrow FA C(1),
                                                          -- Carry-in from
second bit's FA
                                                          -- Output sum of
          S \Rightarrow internal S(2),
third bit
          C out => internal C out);
                                                         -- Internal carry-
out.
-- Calculate final sum and carry-out
S <= (NOT (internal C out & internal C out & internal C out) AND internal S)
OR ((internal C out & internal C out & internal C out) AND "000");
C out <= internal C out;</pre>
```

end Behavioral;

```
-- Company:
-- Engineer:
-- Create Date: 04/20/2024 10:41:17 AM
-- Design Name:
-- Module Name: TB Adder 3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Adder 3bit is
-- Port ();
end TB Adder 3bit;
architecture Behavioral of TB Adder 3bit is
COMPONENT Adder 3bit
        PORT(A: in Std_Logic_Vector (2 downto 0);
             B: in Std Logic Vector (2 downto 0);
             S: out Std Logic Vector (2 downto 0);
             C in : in STD LOGIC;
             C out : out STD LOGIC);
        END COMPONENT;
        Signal a, b, s: Std Logic Vector (2 downto 0);
        SIGNAL c in,c out : std logic;
```


begin

Timing Diagram



2-Way 3-Bit Multiplexer

Elaborated Design Schematic




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux_2_Way_3_Bit is
    Port (A_in: in STD_LOGIC_VECTOR (2 downto 0); -- Input A
B in: in STD_LOGIC_VECTOR (2 downto 0); -- Input B
           S : in STD LOGIC;
                                                            -- Selection input
           C out : out STD LOGIC VECTOR (2 downto 0)); -- Output
end Mux 2 Way 3 Bit;
architecture Behavioral of Mux 2 Way 3 Bit is
begin
    Process (A_in, B_in, S)
    Begin
        If S = '0' then
                                         -- If S is low
                                          -- Output A
            C out <= A in;
                                          -- If S is high
            C out <= B in;
                                          -- Output B
        End If;
End Process;
end Behavioral;
```

```
-----
-- Company:
-- Engineer:
--
-- Create Date: 04/22/2024 11:59:04 AM
-- Design Name:
-- Module Name: TB_Mux_2_W_3 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
```


```
-- Dependencies:
___
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Mux 2 W 3 is
-- Port ();
end TB Mux 2 W 3;
architecture Behavioral of TB Mux 2 W 3 is
component Mux 2 Way 3 Bit is
    Port ( A in : in STD LOGIC VECTOR (2 downto 0);
           B in : in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           C out : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A in : STD LOGIC VECTOR (2 downto 0);
signal B in : STD LOGIC VECTOR (2 downto 0);
signal S : STD LOGIC;
signal C out : STD LOGIC VECTOR (2 downto 0);
begin
    UUT: Mux 2 Way 3 Bit PORT MAP (A in, B in, S, C out);
    main: process begin
        A in <= "000";
        B in <= "111";
        S <= '0';
        wait for 200 ns; -- Switch to next bus
        S <= '1';
        wait;
    end process;
end Behavioral;
```

Timing Diagram



2-Way 4-Bit Multiplexer

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/13/2024 01:28:17 PM
-- Design Name:
-- Module Name: Mux_2_Way_4_Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux 2 Way 4 Bit is
   B in: in Std Logic Vector (3 downto 0);
                                                     --Input B
         S: in Std Logic;
                                                     --Selection input
         C out: out Std Logic Vector (3 downto 0));
                                                      --Output
end Mux 2 Way 4 Bit;
architecture Behavioral of Mux 2 Way 4 Bit is
begin
   Process (A in, B in, S)
   Begin
       If S = '0' then
                                                      --If S is low
           C_out <= A in;</pre>
                                                      --Output A
       Else
                                                      --If S is high
           C_out <= B_in;</pre>
                                                      --Output B
```

```
End If;
End Process;
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 04/22/2024 12:03:46 PM
-- Design Name:
-- Module Name: TB_Mux_2_W_4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Mux 2 W 4 is
-- Port ( );
end TB Mux 2 W 4;
architecture Behavioral of TB Mux 2 W 4 is
component Mux 2 Way 4 Bit is
    Port (A in: in Std Logic Vector (3 downto 0);
          B in: in Std Logic Vector (3 downto 0);
          S: in Std Logic;
          C out: out Std Logic Vector (3 downto 0));
```

```
end component;


SIGNAL A_in,B_in,C_out:STD_LOGIC_VECTOR(3 downto 0);
SIGNAL S : STD_LOGIC ;

begin
     UUT: Mux_2_Way_4_Bit PORT MAP(A_in, B_in, S, C_out);
     main: process begin
          A_in<="0000";
          B_in<="1111";

          S<='0';
          wait for 200 ns; -- Switch to next bus S<='1';
          wait;

     end process;
end Behavioral;</pre>
```


Timing Diagram



8-Way 4-Bit Multiplexer

The eight-way four-bit multiplexer is assembled using 7, two-way four-bit multiplexers.

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/11/2024 10:00:07 PM
-- Design Name:
-- Module Name: Mux_8_Way_4_Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux 8 Way 4 Bit is
    Port (Data 0, Data 1, Data 2, Data 3, Data 4, Data 5, Data 6, Data 7 :
in STD LOGIC VECTOR (3 downto 0); -- Input data
          RegSel : in STD_LOGIC_VECTOR (2 downto 0);
                                                            -- Selection
input
          Output : out STD LOGIC VECTOR (3 downto 0));
                                                           -- Output data
end Mux 8 Way 4 Bit;
architecture Behavioral of Mux 8 Way 4 Bit is
    COMPONENT Mux_2_Way_4_Bit
    PORT(A_in: in STD_LOGIC_VECTOR (3 downto 0);
         B in: in STD LOGIC VECTOR (3 downto 0);
         S: in STD LOGIC;
```


```
C out: out STD LOGIC VECTOR (3 downto 0));
    END COMPONENT;
    SIGNAL C_out_0_0, C_out_0_1, C_out_0_2, C_out_0_3, C_out_1_0, C_out_1_1:
STD_LOGIC_VECTOR (3 downto 0); -- Intermediate signals for multiplexers
begin
    -- First stage of multiplexers
    Mux 2 Way 4 Bit 0 0: Mux 2 Way 4 Bit
    Port Map (A in => Data 0,
               B in => Data 1,
                S \Rightarrow RegSel(0),
                C \text{ out } \Longrightarrow C \text{ out } 0 \text{ 0};
    Mux_2_Way_4_Bit_0_1: Mux_2_Way_4_Bit
    Port Map (A in => Data 2,
               B in \Rightarrow Data_3,
                S \Rightarrow RegSel(0),
                C out => C out 0 1);
    Mux 2 Way 4 Bit 0 2: Mux 2 Way 4 Bit
    Port Map (A in => Data 4,
               B in \Rightarrow Data 5,
                S \Rightarrow RegSel(0),
                C out => C out 0 2);
    Mux 2 Way 4 Bit 0 3: Mux 2 Way 4 Bit
    Port Map (A in => Data 6,
               B in \Rightarrow Data 7,
                S \Rightarrow RegSel(0),
                C out => C out 0 3);
    -- Second stage of multiplexers
    Mux 2 Way 4 Bit 1 0: Mux 2 Way 4 Bit
    Port Map (A in => C out 0 0,
               B in => C out_0_1,
                S \Rightarrow RegSel(1),
                C out => C out 1 0);
    Mux 2 Way 4 Bit 1 1: Mux 2 Way 4 Bit
    Port Map (A in => C out 0 2,
               B in \Rightarrow C out_0_3,
                S \Rightarrow RegSel(1),
                C out => C out 1 1);
    -- Third stage of multiplexers
    Mux 2 Way 4 Bit 2 0: Mux 2 Way 4 Bit
    Port Map (A in => C out 1 0,
               B in => C out 1 1,
                S \Rightarrow RegSel(2),
                C out => Output);
```

end Behavioral;

```
-- Company:
-- Engineer:
-- Create Date: 04/22/2024 11:13:13 PM
-- Design Name:
-- Module Name: TB Mux 8 W 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Mux 8 W 4 is
-- Port ();
end TB Mux 8 W 4;
architecture Behavioral of TB Mux 8 W 4 is
component Mux 8 Way 4 Bit is
    Port (Data_0, Data_1, Data_2, Data_3, Data_4, Data 5, Data 6, Data 7 :
in STD LOGIC VECTOR (3 downto 0);
          RegSel : in STD LOGIC VECTOR (2 downto 0);
          Output : out STD LOGIC VECTOR (3 downto 0));
end component;
signal
Data 0,Data 1,Data 2,Data 3,Data 4,Data 5,Data 6,Data 7:STD LOGIC VECTOR (3
downto ();
```

```
signal Output:STD LOGIC VECTOR(3 downto 0);
signal RegSel:STD LOGIC VECTOR(2 downto 0);
begin
    UUT: Mux 8 Way 4 Bit Port map (Data 0, Data 1, Data 2, Data 3, Data 4,
Data_5, Data_6, Data_7, RegSel, Output);
    main: process begin
        Data 0<="0000";
        Data 1<="0001";
        Data 2<="0010";
        Data 3<="0011";
        Data_4<="0100";
        Data_5<="0101";
        Data_6<="0110";
        Data 7<="0111";
        -- Switching between busses.
        RegSel <= "000";
        WAIT FOR 100 ns;
        RegSel<="001";
        WAIT FOR 100 ns;
        RegSel<="010";
        WAIT FOR 100 ns;
        RegSel<="011";
        WAIT FOR 100 ns;
        RegSel<="100";
        WAIT FOR 100 ns;
        RegSel<="101";
        WAIT FOR 100 ns;
        RegSel<="110";
        WAIT FOR 100 ns;
        RegSel<="111";</pre>
        WAIT;
    end process;
end Behavioral;
```


Timing Diagram



Register

Register employs the logic of a D flip-flop.

Elaborated Design Schematic




```
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg is
   Port ( D : in STD LOGIC VECTOR (3 downto 0);
          Reset: in STD LOGIC;
          En : in STD LOGIC;
          Clk : in STD LOGIC;
          Q : out STD LOGIC VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
begin
process (Clk, Reset) begin
   if (Reset = '1') then
                                     -- Reset condition
       Q <= "0000";
                                    -- Reset the register
   -- Update output with input data
           Q <= D;
       end if;
   end if;
   end if;
end process;
end Behavioral;
```

```
-----
--- Company:
-- Engineer:
--
-- Create Date: 04/23/2024 10:55:35 AM
-- Design Name:
```


```
-- Module Name: TB Reg 4 Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Reg 4 Bit is
-- Port ( );
end TB_Reg_4_Bit;
architecture Behavioral of TB Reg 4 Bit is
component Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           Reset: in STD LOGIC;
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end component;
SIGNAL Clk, En, Reset : STD LOGIC;
SIGNAL D : STD_LOGIC_VECTOR(3 downto 0);
SIGNAL Q : STD LOGIC VECTOR(3 downto 0);
begin
    UUT : Reg PORT MAP (D, Reset, En, Clk, Q);
    clock : process
    begin
        Clk <= '0';
        wait for 5ns;
        Clk <= '1';
        wait for 5ns;
    end process;
```

```
main : process begin
        Reset <= '1'; -- Reset
        wait for 50ns;
        Reset <= '0';
       En <= '0';
        D <= "1111";
        wait for 50ns;
        wait for 200ns;
        En <= '1';
        D <= "1111";
        wait for 50ns;
        En <= '0';
        wait for 200ns;
        Reset <= '1'; -- Reset
        wait for 50ns;
        Reset <= '0';
       En <= '1';
        D <= "1111";
        wait for 50ns;
       En <= '0';
        wait;
    end process;
end Behavioral;
```



2 to 4 Decoder

Elaborated Design Schematic




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder 2 to 4 is
    Port ( I : in STD LOGIC VECTOR (1 downto 0); -- Input vector with 2
bits
           EN : in STD LOGIC;
                                                     -- Enable input
           Y: out STD LOGIC VECTOR (3 downto 0)); -- Output vector with 4
bits
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
    Y(0) \le EN AND NOT I(0) AND NOT I(1);
                                                     -- Output Y(0) is enabled
if EN is high and both input bits are low
    Y(1) \leftarrow EN AND I(0) AND NOT I(1);
                                                     -- Output Y(1) is enabled
if EN is high, I(0) is high, and I(1) is low
    Y(2) \leftarrow EN AND NOT I(0) AND I(1);
                                                     -- Output Y(2) is enabled
if EN is high, I(0) is low, and I(1) is high
   Y(3) \le EN AND I(0) AND I(1);
                                                     -- Output Y(3) is enabled
if EN is high and both input bits are high
end Behavioral;
```

```
-----
-- Company:
-- Engineer:
--
-- Create Date: 02/20/2024 02:19:47 PM
-- Design Name:
-- Module Name: TB_Decoder_2_to_4 - Behavioral
-- Project Name:
```

```
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Decoder 2 to 4 is
-- Port ( );
end TB Decoder 2 to 4;
architecture Behavioral of TB Decoder_2_to_4 is
    COMPONENT Decoder_2_to_4
    PORT (I: In std logic vector(1 downto 0);
          EN: In std logic;
          Y: Out std logic vector(3 downto 0));
    END COMPONENT;
    SIGNAL i: std logic vector(1 downto 0);
    SIGNAL en: std logic;
    SIGNAL y: std logic vector(3 downto 0);
begin
    UUT: Decoder 2 to 4 PORT MAP (
        I \Rightarrow i
        EN => en,
        Y \Rightarrow y;
process
begin
        en <= '0';
        i(0) <= '0';
        i(1) <= '0';
        WAIT for 100ns;
        i(0) <= '1';
        WAIT for 100ns;
```


```
i(1) <= '1';
        i(0) <= '0';
        WAIT for 100ns;
        i(0) <= '1';
        WAIT for 100ns;
        en <= '1';
        i(0) <= '0';
        i(1) <= '0';
        WAIT for 100ns;
        i(0) <= '1';
        WAIT for 100ns;
        i(1) <= '1';
        i(0) <= '0';
        WAIT for 100ns;
        i(0) <= '1';
        WAIT;
end process;
end Behavioral;
```



3 to 8 Decoder

Three to eight decoder is implemented by integrating 2, two to four decoders.

Elaborated Design Schematic



```
-----
-- Company:
-- Engineer:
--
-- Create Date: 02/20/2024 03:36:30 PM
-- Design Name:
-- Module Name: Decoder_3_to_8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
```

```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder 3 to 8 is
   Port ( I : in STD LOGIC VECTOR (2 downto 0); -- Input vector with 3
bits
           EN : in STD LOGIC;
                                                     -- Enable input
           Y : out STD LOGIC VECTOR (7 downto 0)); -- Input vector with 8
bits
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
                                                     -- Instantiating a 2 to 4
    COMPONENT Decoder 2 to 4
decoder component
        PORT (I: in std logic vector;
              EN: in std logic;
              Y: out std logic vector);
     END COMPONENT;
     SIGNAL IO, I1 : std logic vector (1 downto 0); -- Signals for splitting
     SIGNAL Y0, Y1 : std logic vector (3 downto 0); -- Signals for storing
outputs of the first and second decoders
     SIGNAL ENO, EN1, I2 : std logic;
                                                     -- Signals for enabling
the first and second decoders
begin
    Decoder_2_to_4_0: Decoder 2 to 4
                                                    -- Instantiation of the
first 2 to 4 decoder
    PORT MAP (I => IO,
              EN =  EN0,
              Y \Rightarrow Y0);
    Decoder 2 to 4 1: Decoder 2 to 4
                                                    -- Instantiation of the
second 2 to 4 decoder
    PORT MAP (I => I1,
              EN => EN1,
              Y \Rightarrow Y1);
    -- Enable signals for the first and second decoders
    ENO \leq NOT(I(2)) AND EN;
```

-- Revision:

```
EN1 <= I(2) AND EN;


-- Splitting input I into two parts for the two decoders
I0 <= I(1 downto 0);
I1 <= I(1 downto 0);
I2 <= I(2);

Y(3 downto 0) <= Y0;

Pitts of the output from the first decoder
Y(7 downto 4) <= Y1;
Pitts of the output from the second decoder
end Behavioral;</pre>
-- Assigning the upper 4
```

```
-- Company:
-- Engineer:
-- Create Date: 02/21/2024 11:22:50 AM
-- Design Name:
-- Module Name: TB Decoder 3 to 8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Decoder 3 to 8 is
```


```
-- Port ( );
end TB Decoder 3 to 8;
architecture Behavioral of TB Decoder 3 to 8 is
    COMPONENT Decoder 3 to 8
    PORT (I : in STD LOGIC VECTOR (2 downto 0);
          EN : in STD LOGIC;
          Y : out STD LOGIC VECTOR (7 downto 0));
 END COMPONENT;
 SIGNAL i : std_logic_vector(2 downto 0);
 SIGNAL y : std logic vector(7 downto 0);
 SIGNAL en: std logic;
begin
    UUT: Decoder_3_to_8
    PORT MAP (
        I \Rightarrow i
        EN => en,
        Y \Rightarrow y;
    process
    begin
        en <= '1';
        --Output 110
        i <= "110"; WAIT FOR 100ns;
        --Output 010
        i <= "010"; WAIT FOR 100ns;
        --Output 111
        i <= "111"; WAIT FOR 100ns;
        --Output 101
        i <= "101"; WAIT FOR 100ns;
    end process;
end Behavioral;
```



Register Bank

8 registers and 1, three to eight decoders are assembled to create the register bank.

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/13/2024 05:05:19 PM
-- Design Name:
-- Module Name: Register Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Register Bank is
    Port (
        Value in : in Std Logic Vector (3 downto 0); -- Input values to
be written into registers
                  : in Std Logic Vector (2 downto 0); -- Register enable
       Reg EN
signals
       : in Std_Logic;
Reset : in Std_Logic;
                                                          -- Clock signal
                                                          -- Reset signal
        Value out 0 : out Std Logic Vector (3 downto 0); -- Output value of
        Value out 1 : out Std Logic Vector (3 downto 0); -- Output value of
register 1
        Value out 2 : out Std Logic Vector (3 downto 0); -- Output value of
register 2
        Value out 3 : out Std Logic Vector (3 downto 0); -- Output value of
register 3
```

```
Value out 4 : out Std Logic Vector (3 downto 0); -- Output value of
register 4
        Value out 5 : out Std Logic Vector (3 downto 0); -- Output value of
register 5
       Value out 6 : out Std Logic Vector (3 downto 0); -- Output value of
register 6
       Value out 7 : out Std Logic Vector (3 downto 0) -- Output value of
register 7
    );
end Register Bank;
architecture Behavioral of Register Bank is
    -- Component declarations
   Component Decoder 3 to 8
       Port (
           I : in STD LOGIC_VECTOR (2 downto 0); -- Input select lines
           EN : in STD_LOGIC;
                                                    -- Enable signal
           Y : out STD LOGIC VECTOR (7 downto 0) -- Output selection
lines
        );
   End Component;
    Component Reg
        Port (
                 : in STD LOGIC VECTOR (3 downto 0); -- Input data
           Reset : in STD LOGIC;
                                                       -- Reset signal
                : in STD LOGIC;
                                                       -- Enable signal
           Clk : in STD LOGIC;
                                                      -- Clock signal
                 : out STD LOGIC VECTOR (3 downto 0) -- Output data
        );
   End Component;
    -- Internal signal declaration
    Signal Y0 : Std Logic Vector (7 downto 0);
begin
    -- Decoder instantiation
    Decoder 3 to 8 0 : Decoder 3 to 8
    Port Map (
       I => Reg EN, -- Input select lines from Reg EN
       EN => '1',
                      -- Enable signal is always high
       Y => Y0
                      -- Output selection lines connected to YO
    );
    -- Register instantiations
    Reg 0 : Reg
    Port Map (
       D
             => "0000", -- Register 0 value is always 0000 and it's a read-
only register
       Reset => Reset, -- Reset signal
            => Y0(0),
                        -- Enable signal from YO(0)
       Clk => Clk,
                        -- Clock signal
            => Value out 0 -- Output value of register 0
    );
    Reg 1 : Reg
    Port Map (
```


```
=> Value in, -- Input data from Value in
    Reset => Reset,
                         -- Reset signal
    En => YO(1), -- Enable signal Clk => Clk, -- Clock signal
                         -- Enable signal from YO(1)
         => Value out 1 -- Output value of register 1
    0
);
Reg 2 : Reg
Port Map (
   D => Value_in, -- Input data from Value_in
    Reset => Reset, -- Reset signal
   En => Y0(2), -- Enable signal from Y0(2)
Clk => Clk, -- Clock signal
         => Value out 2 -- Output value of register 2
);
Reg_3 : Reg
Port Map (
   D => Value in, -- Input data from Value in
    Reset => Reset, -- Reset signal
         => Y0(3),
                     -- Enable signal from YO(3)
-- Clock signal
   Clk => Clk,
         => Value out 3 -- Output value of register 3
);
Reg 4 : Reg
Port Map (
    D => Value in, -- Input data from Value in
    Reset => Reset, -- Reset signal
En => Y0(4), -- Enable signal from Y0(4)
        => fu(4), -- Enable signal => Clk, -- Clock signal
   Clk
         => Value out 4 -- Output value of register 4
);
Reg 5 : Reg
Port Map (
    D => Value_in, -- Input data from Value_in
    Reset => Reset, -- Reset signal
En => Y0(5), -- Enable signal from Y0(5)
   Clk => Clk, -- Clock signal
         => Value out 5 -- Output value of register 5
);
Reg 6 : Reg
Port Map (
    D => Value in, -- Input data from Value in
    Reset => Reset, -- Reset signal
   En => Y0(6), -- Enable signal from Y0(6)
Clk => Clk, -- Clock signal
   Clk => Clk,
         => Value out 6 -- Output value of register 6
);
Reg 7 : Reg
Port Map (
    D => Value in, -- Input data from Value in
    Reset => Reset, -- Reset signal
En => Y0(7), -- Enable signal from Y0(7)
```

```
Clk => Clk, -- Clock signal
Q => Value_out_7 -- Output value of register 7
);
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 04/23/2024 01:38:56 PM
-- Design Name:
-- Module Name: TB Register Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Register Bank is
-- Port ( );
end TB Register Bank;
architecture Behavioral of TB Register Bank is
component Register Bank is
    Port (Value in: in Std Logic Vector (3 downto 0);
          Reg EN: in Std Logic Vector (2 downto 0);
```


```
Clk: in Std Logic;
          Reset: in Std Logic;
          Value out 0: Out Std Logic Vector (3 downto 0);
          Value out 1: Out Std Logic Vector (3 downto 0);
          Value out 2: Out Std Logic Vector (3 downto 0);
          Value out 3: Out Std Logic Vector (3 downto 0);
          Value out 4: Out Std Logic Vector (3 downto 0);
          Value out 5: Out Std Logic Vector (3 downto 0);
          Value out 6: Out Std Logic Vector (3 downto 0);
          Value_out_7: Out Std_Logic_Vector (3 downto 0));
end component;
signal input : STD LOGIC VECTOR(3 downto 0);
signal clk,reset : STD LOGIC := '0';
signal Reg_en : STD_LOGIC_VECTOR(2 downto 0);
signal Val 0, Val 1, Val 2, Val 3, Val 4, Val 5, Val 6, Val 7 : STD LOGIC VECTOR (3
downto 0);
begin
    UUT: Register Bank PORT MAP (input, Reg en, clk, reset, Val 0, Val 1,
Val 2, Val 3, Val 4, Val 5, Val 6, Val 7);
    clock: process
      begin
          Clk <= NOT(Clk);</pre>
          wait for 5 ns;
      end process;
    main: process begin
        reset <= '1';
        wait for 5 ns;
        reset <= '0';
        Reg en <= "000";
        wait for 10 ns;
                           -- Testing the read only register.
        input <= "1111";
        wait for 100 ns;
        Reg en <= "001";
        wait for 10 ns;
        input <= "1111";
        wait for 100 ns;
        Reg en <= "010";
        wait for 10 ns;
        input <= "1111";
        wait for 100 ns;
        Reg en <= "011";
        wait for 5 ns;
        input <= "1111";
        wait for 100 ns;
        Reg en <= "100";
        wait for 10 ns;
```

```
input <= "1111";
        wait for 100 ns;
        Reg en <= "101";
        wait for 10 ns;
         input <= "1111";</pre>
        wait for 100 ns;
        Reg en <= "110";
        wait for 10 ns;
         input <= "1111";</pre>
        wait for 100 ns;
        Reg_en <= "111";</pre>
        wait for 10 ns;
         input <= "1111";</pre>
        wait for 100 ns;
        reset <= '1';
        wait;
  end process;
end Behavioral;
```



D Flip-Flop

Elaborated Design Schematic




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity D FF is
    Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC;
           Qbar : out STD LOGIC);
end D_FF;
architecture Behavioral of D FF is
begin
    process (Clk) begin
        if (rising_edge(Clk)) then
            if Res = '1' then
                Q <= '0';
                Qbar <= '1';
            else
                Q <= D;
                Qbar <= NOT D;
            end if;
        end if;
    end process;
end Behavioral;
```

```
-----
-- Company:
-- Engineer:
--
-- Create Date: 03/05/2024 02:12:26 PM
-- Design Name:
```

```
-- Module Name: D FF Sim - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity D FF Sim is
-- Port ( );
end D FF Sim;
architecture Behavioral of D FF Sim is
    Component D FF
    Port ( D: in STD LOGIC;
            Res: in STD LOGIC;
            Clk: in STD LOGIC;
            Q: out STD LOGIC;
            Qbar: out STD LOGIC );
    End Component;
    Signal d : STD LOGIC := '0';
    Signal res: STD LOGIC := '0';
    Signal clk: STD LOGIC := '0';
    Signal q: STD LOGIC;
    Signal qbar: STD LOGIC;
    Constant clk period: time := 10ns; --Clock period definition
begin
    UUT: D FF Port Map
          D => d,
            Res => res,
            Clk => clk,
            Q \Rightarrow q,
            Qbar => qbar );
    Clk process: process
        begin
```


```
clk <= '0';
            Wait for clk period/2;
            clk <= '1';
            Wait for clk period/2;
        end process;
    process
        begin
        -- Reset
        res <= '1';
        Wait for 20 ns;
        res <= '0';
        -- Apply inputs
        d <= '1';
        Wait for 20 ns;
        d <= '0';
        Wait for 20 ns;
        d <= '1';
        Wait for 10 ns;
        res <= '1';
        wait for 10 ns;
        res <= '0';
        Wait for 50 ns;
        Wait; --
    end process;
end Behavioral;
```



Program Counter

Program counter is implemented by using 3, D flip-flops.

Elaborated Design Schematic



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Program Counter is
  Port (D : in STD LOGIC Vector (2 downto 0);
        Reset : in STD LOGIC;
        Clk : in STD LOGIC;
        Q : out STD LOGIC VECTOR (2 downto 0));
end Program Counter;
architecture Behavioral of Program Counter is
    Component D FF
    Port ( D: in STD LOGIC;
           Res: in STD LOGIC;
           Clk: in STD LOGIC;
           Q: out STD LOGIC;
           Qbar: out STD LOGIC);
End Component;
begin
    D FF0: D FF
        Port Map ( D \Rightarrow D(0),
                    Res => Reset,
                    Clk => Clk,
                    Q \Rightarrow Q(0);
    D FF1: D FF
        Port Map ( D \Rightarrow D(1),
                    Res => Reset,
                    Clk => Clk,
                    Q \Rightarrow Q(1));
    D FF2: D FF
        Port Map ( D \Rightarrow D(2),
                    Res => Reset,
                    Clk => Clk,
                    Q \Rightarrow Q(2);
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 04/23/2024 10:19:41 AM
-- Design Name:
-- Module Name: TB Program Counter - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Program Counter is
-- Port ( );
end TB Program Counter;
architecture Behavioral of TB Program Counter is
component Program Counter is
 Port (D : in STD_LOGIC_Vector (2 downto 0);
        Reset : in STD LOGIC;
        Clk : in STD LOGIC;
        Q : out STD LOGIC VECTOR (2 downto 0));
end component;
SIGNAL D in, Q : STD LOGIC VECTOR(2 downto 0);
```

```
SIGNAL Reset, Clk : STD LOGIC := '0';
begin
    UUT : Program Counter PORT MAP(D in, Reset, Clk, Q);
    clock: process
      begin
          Clk <= NOT(Clk);</pre>
          wait for 5 ns;
      end process;
    main: process begin
            Reset <= '1';
            wait for 50ns; -- Reset 1
            Reset <= '0';
            D in <= "000";</pre>
            wait for 50ns;
            D in <= "001";
            wait for 50ns;
            D in <= "010";</pre>
            wait for 50ns;
            D in <= "011";
            wait for 50ns;
            D in <= "100";
            wait for 50ns;
            D in <= "101";
            wait for 50ns;
            D in <= "110";
            wait for 50ns;
            D in <= "111";
            wait for 50ns;
            Reset <= '1';
            wait for 50ns; -- Reset 2
            Reset <= '0';
            D in <= "000";
            wait for 50ns;
            D in <= "001";
            wait for 50ns;
            D in <= "010";
            wait for 50ns;
            D in <= "011";
            wait for 50ns;
```


```
D_in <= "100";
    wait for 50ns;

D_in <= "101";
    wait for 50ns;

D_in <= "110";
    wait for 50ns;


D_in <= "111";
    wait for 50ns;

wait;
    end process;
end Behavioral;</pre>
```



Slow Clock

Elaborated Design Schematic




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Slow Clk is
   end Slow Clk;
architecture Behavioral of Slow Clk is
   Signal count: integer := 1;
                                          -- Counter for dividing the
clock frequency
   begin
   process (Clk in) begin
       if (rising_edge(Clk_in)) then
                                     --Increment counter
          count <= count + 1; --Increment counter

if (count = 1) then -- 200000000 when hardware
implementation
              clk status <= not clk status;    --Invert clock status</pre>
              Clk out <= clk status;
                                         --Reset counter
              count <= 1;
          end if;
       end if;
   end process;
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 03/05/2024 03:23:28 PM
-- Design Name:
-- Module Name: Slow Clk Sim - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Slow Clk Sim is
-- Port ();
end Slow Clk Sim;
architecture Behavioral of Slow_Clk_Sim is
    Component Slow Clk
    Port ( Clk_in: in STD_LOGIC;
           Clk out: out STD LOGIC);
    End Component;
    Signal clk in: STD LOGIC;
    Signal clk out: STD LOGIC;
begin
    UUT: Slow Clk Port Map
        ( Clk in => clk in,
          Clk out => clk out );
```

```
Process Begin
    clk_in <= '1';
    Wait for 10 ns;
    clk_in <= '0';
    Wait for 10 ns;
    End process;
end Behavioral;</pre>
```




Program ROM

We've designed this program ROM to accommodate seven instructions.

- 1. MOVI R7, 1 Move immediate value 1 to register R7.
- 2. MOVI R6, 2 Move immediate value 2 to register R6.
- 3. MOVI R5, 3 Move immediate value 3 to register R5.
- 4. ADD R7, R6 Add values in the registers R7 and R6 and store the result in R7.
- 5. ADD R7, R5 Add values in the registers R7 and R5 and store the result in R7.
- 6. MOVI R0, 0 Move immediate value 1 to register R7.
- 7. JZR R0, 6 Jump to instruction 6 if the value in the R0 is zero.

The final two instructions are intended to ensure that value in the R7 register remains constant.

Elaborated Design Schematic




```
-- Company:
-- Engineer:
-- Create Date: 04/18/2024 06:03:31 PM
-- Design Name:
-- Module Name: LUT - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity LUT is
   data : out STD LOGIC VECTOR (11 downto 0)); -- Output data from
the LUT
end LUT;
architecture Behavioral of LUT is
   -- Type declaration for ROM data
   type rom type is array (0 to 6) of std logic vector(11 downto 0);
   -- Initialization of instruction ROM data
   signal instruction ROM : rom type := (
       "101110000001", -- MOVI R7, 1
       "101100000010", -- MOVI R6, 2
       "101010000011", -- MOVI R5, 3
```

```
"001111100000", -- ADD R7, R6
"001111010000", -- ADD R7, R5
"101000000000", -- MOVI R0, 0
"110000000101" -- JZR R0, 6
);

begin
    -- Output data based on address input data <= instruction_ROM(to_integer(unsigned(address)));
end Behavioral;</pre>
```

```
-- Company:
-- Engineer:
-- Create Date: 04/25/2024 10:41:17 AM
-- Design Name:
-- Module Name: TB LUT - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
__
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB LUT is
-- Port ();
end TB LUT;
```

```
architecture Behavioral of TB LUT is
    COMPONENT LUT
        PORT (Address : in STD LOGIC VECTOR (3 downto 0);
              Data : out STD LOGIC VECTOR (6 downto 0));
    END COMPONENT;
    Signal address : Std Logic Vector (3 downto 0);
    Signal data : Std Logic Vector (6 downto 0);
begin
    UUT: LUT
        PORT MAP (Address => address,
                  Data => data);
    Process Begin
        address <= "001";
                              Wait for 100ns;
        address <= "000";
                             Wait for 100ns;
        address <= "110";
                             Wait for 100ns;
        address <= "011";
                             Wait for 100ns;
                           Wait for 100ns;
Wait for 100ns;
        address <= "101";
        address <= "111";
    End Process;
end Behavioral;
```




Instruction Decoder

An instruction consists of 12 bits, with initial 2 bits indicating the operation. This instruction decoder can accommodate up to 4 instructions.

- MOVI R, d Move immediate value d to register R.
- ADD Ra, Rb Add the values stored in the Ra, Rb registers and store the result in the Ra register.
- NEG Ra 2's complement of the value stored in R register.
- JZR R, d Jump to the d th step if the value in register R is 0.

Elaborated Design Schematic




```
-- Company:
-- Engineer:
-- Create Date: 04/17/2024 08:03:12 PM
-- Design Name:
-- Module Name: Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Instruction Decoder is
    Port ( Instruction : in STD LOGIC VECTOR (11 downto 0);
          Reg Check: in STD LOGIC VECTOR (3 downto 0);
          Reg Enable : out STD LOGIC VECTOR (2 downto 0);
          Load Select : out STD LOGIC;
          Immediate Val : out STD LOGIC VECTOR (3 downto 0);
          Reg_Select_A : out STD_LOGIC_VECTOR (2 downto 0);
          Reg Select B : out STD LOGIC VECTOR (2 downto 0);
          Add Sub Select : out STD LOGIC;
          Jump Flag : out STD LOGIC;
          Jump Address : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
_____
----- ** Internal Signals ** -----
```

```
-- SIGNAL(s) - Inputs
signal I Instruction : STD LOGIC VECTOR (1 downto 0);
signal I Ra : STD LOGIC VECTOR (2 downto 0);
signal I_Rb : STD LOGIC VECTOR (2 downto 0);
signal I D : STD LOGIC VECTOR (3 downto 0);
begin
    -- Extracting values from the instruction vector for clear and readable
code
    I Instruction <= Instruction(11 downto 10);</pre>
    I Ra <= Instruction(9 downto 7);</pre>
    I Rb <= Instruction(6 downto 4);</pre>
    I D <= Instruction(3 downto 0);</pre>
    process(I Instruction, I Ra, I Rb, I D) begin
    -- When I_Instruction, I_Ra, I_Rb or I_D gets changed, this process will
run
        case I Instruction is
        -- Instructions begin,
            when "10" =>
            -- Instruction 01 - MOVI
                Reg_Enable <= I_Ra;
                                              -- Enable the given Ra register
                Load Select <= '1';
                                             -- For immidiate values, 1
                Immediate Val <= I D;</pre>
                                            -- Instruction, pass D
                Reg_Select A <= "000";</pre>
                                            -- Prevent undefined
                                         -- Prevent undefined
-- Prevent undefined
                Reg Select B <= "000";</pre>
                Add Sub Select <= '0';
                Jump Flag <= '0';</pre>
                                             -- Default, 0
                Jump_Address <= "000";</pre>
                                              -- Prevent undefined
            when "00" =>
            -- Instruction 02 - ADD
                Reg Enable <= I Ra;
                                              -- Enable the given Ra register
                Load Select <= '0';
                                              -- Default, To connect
Adder/Substaracter, 0
                Immediate Val <= "0000";</pre>
                                              -- Prevent undefined
                Reg_Select_A <= I_Ra; -- Instruction, pass Ra
Reg_Select_B <= I_Rb; -- Instruction, pass Rb
Add_Sub_Select <= '0'; -- Default, Addition, 0</pre>
                Jump Flag <= '0';
                                             -- Default, 0
                Jump_Address <= "000";</pre>
                                            -- Prevent undefined
            when "01" =>
            -- Instruction 03 - NEG
                -- Perform substraction (0 - Ra) to calc -R,
                Reg_Enable <= I_Ra; -- Enable the given Ra register
                Load Select <= '0';
                                            -- Default, To connect
Adder/Substaracter, 0
                Immediate Val <= "0000";</pre>
                                              -- Prevent undefined
                Jump Address <= "000"; -- Prevent undefined
            when "11" =>
```

```
-- Instruction 04 - JZR
                                                                                                                                                                                               -- Prevent undefined -- Prevent undefined
                                                                  Reg Enable <= "000";</pre>
                                                                   Load Select <= '0';
                                                                  Inmediate_Val <= "0000";</pre>
                                                                                                                                                                                                                                     -- Prevent undefined
                                                                  Reg_Select_A <= I_Ra;
Reg_Select_B <= I_Rb;</pre>
                                                                                                                                                                                                                               -- Instruction, pass Ra
                                                                                                                                                                                                                      -- Prevent undefined
                                                                   Add_Sub_Select <= '0';</pre>
                                                                                                                                                                                                                                   -- Prevent undefined
                                                                   if Reg Check = "0000" then
                                                                                     Jump Flag <= '1';</pre>
                                                                                                                                                                                                                                       -- Jump, 1
                                                                                     Jump Address <= I D(2 downto 0); -- Instruction, pass D</pre>
                                                                   else
                                                                                     Jump Flag <= '0';
                                                                                                                                                                                                                                     -- Default, 0
                                                                                    Jump_Address <= "000"; -- Prevent undefined
                                                                   end if;
                                                 when others =>
                                                                Reg_Enable <= "000"; -- Prevent undefined Load_Select <= '0'; -- Prevent undefined Immediate_Val <= "0000"; -- Prevent undefined Reg_Select_A <= "000"; -- Prevent undefined Reg_Select_B <= "000"; -- Prevent undefined Add_Sub_Select <= '0'; -- Prevent undefined Jump_Flag <= '0'; -- Prevent undefined Jump_Address <= "000"; -- Prevent undefined -- Prevent undefined Jump_Address <= "000"; -- Prevent undefined -- Prevent undefined
                              end case;
             end process;
end Behavioral;
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Instruction Decoder is
-- Port ( );
end TB Instruction Decoder;
architecture Behavioral of TB Instruction Decoder is
component Instruction Decoder is
    Port ( Instruction : in STD LOGIC VECTOR (11 downto 0);
           Reg Check : in STD LOGIC VECTOR (3 downto 0);
           Reg Enable : out STD LOGIC VECTOR (2 downto 0);
           Load Select : out STD LOGIC;
           Immediate Val : out STD LOGIC VECTOR (3 downto 0);
           Reg Select A : out STD LOGIC VECTOR (2 downto 0);
           Reg_Select_B : out STD_LOGIC_VECTOR (2 downto 0);
           Add_Sub_Select : out STD_LOGIC;
           Jump Flag : out STD LOGIC;
           Jump Address : out STD LOGIC VECTOR (2 downto 0));
end component;
    SIGNAL ins bus : STD LOGIC VECTOR(11 downto 0);
    SIGNAL reg check, im val : STD LOGIC VECTOR(3 downto 0);
    SIGNAL reg_en, reg_sel_a, reg_sel_b, jmp_addr : STD LOGIC VECTOR(2 downto
0);
    SIGNAL load sel, add sub sel, jmp : STD LOGIC;
begin
    UUT : Instruction decoder PORT MAP( Instruction => ins bus,
                                        Reg_Check => reg check,
                                        Reg Enable => reg en,
                                        Load Select => load sel,
                                        Immediate Val => im val,
                                        Reg Select A => reg sel a,
                                        Reg Select B => reg sel b,
                                        Add Sub Select => add sub sel,
                                        Jump Flag => jmp,
                                        Jump Address => jmp addr );
    main: process begin
        Reg Check <= "0000";
```

```
-- MOVI R1, 1
        ins bus <= "100010000001";
        wait for 100ns;
        -- MOVI R2, 4
        ins bus <= "100100000100";
        wait for 100ns;
        -- NEG R2
        ins bus <= "010100000000";
        wait for 100ns;
        -- JZR 1
        ins bus <= "110000000001";
        wait for 100ns;
        Reg Check <= "1010";</pre>
        -- MOVI R1, 1
        ins bus <= "100010000001";
        wait for 100ns;
        -- MOVI R2, 4
        ins bus <= "100100000100";
        wait for 100ns;
        -- ADD R1, R2
        ins bus <= "000010100000";
        wait for 100ns;
        -- JZR 0
        ins bus <= "11000000000";
        wait;
    end process;
end Behavioral;
```



Lookup Table for the 7 Segment Display

Elaborated Design Schematic




```
-- Company:
-- Engineer:
-- Create Date: 03/19/2024 02:24:53 PM
-- Design Name:
-- Module Name: LUT_16_7 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity LUT 16 7 is
   Data : out STD LOGIC VECTOR (6 downto 0));
                                                     -- Data output
end LUT 16_7;
architecture Behavioral of LUT 16 7 is
   -- Type declaration for ROM data
   type rom_type is array (0 to 15) of std_logic_vector (6 downto 0);
   -- Initialization of seven-segment display values
   signal sevenSegment ROM : rom type := (
       "1000000", -- 0
       "1111001", -- 1
       "0100100", -- 2
```

```
"0110000", -- 3
         "0011001", -- 4
        "0010010", -- 5
         "0000010", -- 6
        "1111000", -- 7
        "0000000", -- 8
        "0010000", -- 9
         "0001000", -- A
         "0000011", -- B
         "1000110", -- C
        "0100001", -- D
        "0000110", -- E
"0001110" -- F
    );
begin
    -- Output data based on address input
    Data <= sevenSegment ROM(to integer(unsigned(Address)));</pre>
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 03/19/2024 02:51:37 PM
-- Design Name:
-- Module Name: TB LUT 16 7 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB LUT 16 7 is
-- Port ();
end TB LUT 16 7;
architecture Behavioral of TB LUT 16 7 is
    COMPONENT LUT 16 7
         PORT (Address : in STD LOGIC VECTOR (3 downto 0);
                Data : out STD_LOGIC_VECTOR (6 downto 0));
    END COMPONENT;
     Signal address : Std_Logic_Vector (3 downto 0);
     Signal data : Std Logic Vector (6 downto 0);
begin
     UUT: LUT 16 7
         PORT MAP (Address => address,
                     Data => data);
     Process Begin
      --Give 2,0,6,3,a,f as inputs
         address <= "0010"; Wait for 100ns;</pre>
         address <= "0000"; Wait for 100ns; address <= "0110"; Wait for 100ns; address <= "0011"; Wait for 100ns; address <= "1010"; Wait for 100ns; address <= "1111"; Wait for 100ns;
     End Process;
end Behavioral;
```



Nanoprocessor

This Nanoprocessor is assembled by integrating,


- 1, four-bit add/sub unit
- 2, eight-way four-bit multiplexers
- 1, two-way four-bit multiplexer
- 1, two-way three-bit multiplexer
- 1, three-bit adder
- 1 instruction decoder
- 1 register bank
- 1 slow clock
- 1 program ROM.

This nanoprocessor can execute up to 4 instructions.


- MOVI R, d Move immediate value d to register R.
- ADD Ra, Rb Add values in registers Ra and Rb and store the result in Ra.
- NEG Ra, d 2's complement of the value stored in register R.

• JZR R, d - Jump if value in register R is 0.

Elaborated Design Schematic



Hierarchy



```
-- Company:
-- Engineer:
-- Create Date: 04/19/2024 12:51:42 AM
-- Design Name:
-- Module Name: Nanoprocessor - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Nanoprocessor is
  Port (Clk: in Std logic;
       Reset: in Std Logic;
        Overflow: Out Std Logic;
        Zero: Out Std Logic;
        Reg 7 Out: Out Std Logic Vector (3 downto 0);
        S 7Seg: Out Std Logic Vector (6 downto 0);
        Anode activate: Out Std Logic Vector (3 downto 0)
        );
end Nanoprocessor;
architecture Behavioral of Nanoprocessor is
    Component Add Sub 4bit
    Port (A: in Std_Logic_Vector (3 downto 0);
          B: in Std Logic Vector (3 downto 0);
          S: out Std Logic Vector (3 downto 0);
```

```
Add Sub Sel : in STD LOGIC;
          Carry : out STD LOGIC;
          Zero: out Std Logic);
    End Component;
    Component Adder 3bit
    Port (A: in Std Logic Vector (2 downto 0);
         B: in Std Logic Vector (2 downto 0);
          S: out Std Logic Vector (2 downto 0);
          C in : in STD LOGIC;
          C out : out STD LOGIC);
    End Component;
    Component Program Counter
    Port (D : in STD LOGIC Vector (2 downto 0);
          Reset : in STD LOGIC;
          Clk : in STD LOGIC;
          Q : out STD LOGIC VECTOR (2 downto 0));
    End Component;
    Component Mux 8 Way 4 Bit
    Port (Data 0, Data 1, Data 2, Data 3, Data 4, Data 5, Data 6, Data 7 :
in STD LOGIC VECTOR (3 downto 0);
              RegSel : in STD LOGIC VECTOR (2 downto 0);
              Output : out STD LOGIC VECTOR (3 downto 0));
    End Component;
    Component Mux 2 Way 4 Bit
    Port (A in: in Std Logic Vector (3 downto 0);
          B in: in Std Logic Vector (3 downto 0);
          S: in Std Logic;
          C out: out Std Logic Vector (3 downto 0));
    End Component;
    Component Mux 2 Way 3 Bit
    Port (A in : in STD LOGIC VECTOR (2 downto 0);
          B in : in STD LOGIC VECTOR (2 downto 0);
          S : in STD LOGIC;
          C out : out STD LOGIC VECTOR (2 downto 0));
    End Component;
    Component Register Bank
    Port (Value in: in Std Logic Vector (3 downto 0);
          Reg EN: in Std Logic Vector (2 downto 0);
          Clk: in Std Logic;
          Reset: in Std Logic;
          Value out 0: Out Std Logic Vector (3 downto 0);
          Value out 1: Out Std Logic Vector (3 downto 0);
          Value out 2: Out Std Logic Vector (3 downto 0);
          Value out 3: Out Std Logic Vector (3 downto 0);
          Value out 4: Out Std Logic Vector (3 downto 0);
          Value out 5: Out Std Logic Vector (3 downto 0);
          Value out 6: Out Std_Logic_Vector (3 downto 0);
          Value out 7: Out Std Logic Vector (3 downto 0));
    End Component;
    Component LUT
```

```
data : out STD LOGIC VECTOR (11 downto 0));
    End Component;
    Component Instruction Decoder
    Port (Instruction : in STD LOGIC VECTOR (11 downto 0);
          Reg Check : in STD LOGIC VECTOR (3 downto 0);
          Reg Enable : out STD LOGIC VECTOR (2 downto 0);
          Load Select : out STD LOGIC;
          Immediate Val : out STD LOGIC VECTOR (3 downto 0);
          Reg Select A : out STD LOGIC VECTOR (2 downto 0);
          Reg Select B : out STD LOGIC VECTOR (2 downto 0);
          Add Sub Select : out STD LOGIC;
          Jump Flag : out STD LOGIC;
          Jump Address : out STD LOGIC VECTOR (2 downto 0));
    End Component;
    Component LUT 16 7
    Port (Address : in STD LOGIC VECTOR (3 downto 0);
         Data : out STD LOGIC VECTOR (6 downto 0));
    End Component;
    Component Slow Clk
                                     -- Have to create the slow clock
        Port ( Clk_in: in STD_LOGIC;
               Clk out: out STD LOGIC);
    End Component;
    Signal instruction: Std Logic Vector (11 downto 0);
    Signal value in, value out 0, value out 1, value out 2, value out 3,
value out 4, value out 5, value out 6, value out 7: Std Logic Vector (3
downto 0);
    Signal mux out A, mux out B, sum, immediate val: Std Logic Vector (3
downto ();
    Signal reg en, reg sel A, reg sel B, jump address, adder in, adder out,
counter_in, memory_sel: Std_Logic_Vector (2 downto 0);
    Signal add sub sel, load sel, jump: Std Logic;
    Signal Clk slow: STD LOGIC; --Internal Clock
begin
    --Turn on ony one of the seven segment displays
    Anode_activate <= "0111";</pre>
    Slow Clk0: Slow Clk
        Port Map ( Clk in => Clk,
                   Clk out => Clk slow);
    Register Bank 0: Register Bank
    Port Map (Value in => value in,
              Reg EN => reg en,
              Clk => Clk slow,
              Reset => Reset,
              Value out 0 => value out 0,
              Value out 1 => value out 1,
              Value out 2 => value out 2,
              Value out 3 => value out 3,
              Value out 4 \Rightarrow value out 4,
```

Port (address : in STD LOGIC VECTOR (2 downto 0);

```
Value out 5 \Rightarrow value out 5,
          Value out 6 => value out 6,
          Value out 7 => value out 7);
Reg 7 Out <= value out 7;</pre>
Mux 8 Way 4 Bit A: Mux 8 Way 4 Bit
 Port Map (Data 0 => value out 0,
           Data 1 => value out 1,
           Data 2 => value out 2,
           Data_3 => value_out_3,
           Data 4 \Rightarrow value out 4,
           Data 5 \Rightarrow value out 5,
           Data 6 => value out 6,
           Data 7 \Rightarrow value out 7,
           RegSel => reg sel A,
           Output => mux out A);
Mux 8 Way 4 Bit B: Mux 8 Way 4 Bit
Port Map (Data 0 => value out 0,
          Data 1 => value out 1,
          Data 2 => value out 2,
          Data 3 => value out 3,
          Data 4 => value out 4,
          Data_5 => value_out_5,
          Data 6 => value out 6,
          Data 7 \Rightarrow value out 7,
          RegSel => reg sel B,
          Output => mux out B);
Mux 2 Way 4 Bit 0: Mux 2 Way 4 Bit
Port Map (A_in => sum,
          B in => immediate val,
          S \Rightarrow load sel,
          C out => value in);
Add Sub 4bit 0: Add Sub 4bit
Port Map (A => mux out A,
          B => mux_out_B,
          S \implies sum,
          Add Sub Sel => add sub sel,
          Carry => Overflow, --To Led
          Zero => Zero);
                                 --To Led
Instruction Decoder 0: Instruction Decoder
Port Map (Instruction => instruction,
          Reg Check => mux out A,
          Reg Enable => reg en,
          Load Select => load Sel,
          Immediate Val => immediate val,
          Reg Select A => reg sel A,
          Reg Select B => reg sel B,
          Add Sub Select => add sub sel,
          Jump Flag => jump,
          Jump Address => jump address);
Adder 3bit 0: Adder 3bit
Port Map ( A => adder in,
```


```
S => adder out,
               C in => '0');
    Mux 2 Way 3 Bit 0: Mux 2 Way 3 Bit
    Port Map (A in => adder out,
              B_in => jump_address,
              S \Rightarrow jump,
              C_out => counter_in);
    Program Counter 0: Program Counter
    Port Map (D => counter in,
              Reset => Reset,
              Clk => Clk slow,
              Q => memory_sel);
    adder_in <= memory_sel;</pre>
    Program ROM: LUT
    Port Map ( address => memory sel,
               data => instruction);
    LUT_for_7Seg: LUT_16_7
    Port Map (Address => value_out_7,
              Data => S 7Seg);
end Behavioral;
```

B => "001",

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB_Nanoprocessor is
-- Port ();
end TB_Nanoprocessor;
architecture Behavioral of TB Nanoprocessor is
component Nanoprocessor is
  Port (Clk: in Std logic;
        Reset: in Std Logic;
        Overflow: Out Std Logic;
        Zero: Out Std Logic;
        Reg 7 Out: Out Std Logic Vector (3 downto 0));
end component;
SIGNAL Reset, Clk, Overflow, Zero : STD LOGIC;
SIGNAL Reg_7_Out : STD_LOGIC_VECTOR(3 downto 0);
begin
    UTT: Nanoprocessor port map (Clk, Reset, Overflow, Zero, Reg 7 Out);
    clock : process
        begin
            Clk <= '0';
            wait for 5ns;
            Clk <= '1';
            wait for 5ns;
    end process;
    main: process begin
            Reset <= '1';
            wait for 50ns;
            Reset <= '0';
            wait for 500ns;
            Reset <= '1';
            wait for 50ns;
            Reset <= '0';
            wait;
    end process;
end Behavioral;
```

Constraints

```
set property PACKAGE PIN W5 [get ports Clk]
    set property IOSTANDARD LVCMOS33 [get ports Clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk]
## LEDs
set property PACKAGE PIN U16 [get ports {Reg 7 Out[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 Out[0]}]
set property PACKAGE PIN E19 [get ports {Reg 7 Out[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Reg_7_Out[1]}]
set property PACKAGE PIN U19 [get ports {Reg 7 Out[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 Out[2]}]
set property PACKAGE PIN V19 [get ports {Reg 7 Out[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Reg 7 Out[3]}]
set property PACKAGE PIN P1 [get ports {Zero}]
    set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN L1 [get ports {Overflow}]
    set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
##7 segment display
set property PACKAGE PIN W7 [get ports {S 7Seg[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[0]}]
set property PACKAGE PIN W6 [get ports {S 7Seg[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[1]}]
set property PACKAGE PIN U8 [get ports {S 7Seg[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[2]}]
set property PACKAGE PIN V8 [get ports {S 7Seg[3]}]
    set property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[3]}]
set property PACKAGE PIN U5 [get ports {S 7Seg[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[4]}]
set property PACKAGE PIN V5 [get ports {S 7Seg[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[5]}]
set property PACKAGE PIN U7 [get_ports {S_7Seg[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[6]}]
set property PACKAGE PIN U2 [get ports {Anode activate[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Anode_activate[0]}]
set_property PACKAGE_PIN U4 [get_ports {Anode_activate[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {Anode activate[1]}]
set property PACKAGE PIN V4 [get ports {Anode activate[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Anode activate[2]}]
set property PACKAGE PIN W4 [get_ports {Anode_activate[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Anode activate[3]}]
set property PACKAGE PIN U18 [get_ports {Reset}]
    set property IOSTANDARD LVCMOS33 [get ports {Reset}]
```



Additional Features

We have extended our nanoprocessor to accommodate the execution of up to 12 instructions inclusive of the initial 4 instructions.


- SUB Ra, Rb Subtract the value of Rb from Ra and store the result in Ra.
 - o Executed by the 4-bit Add/Sub Unit.
- MUL Ra, Rb Multiply Rb by Ra and store the result in Ra. (Only for two bits)
 - o Executed by the newly added 2-bit Multiplier.
- MOV Ra, Rb Move value of Rb to Ra.
- JMP d Jump instructions by d steps.
- SHL Ra Shift the value of the Ra to the left by one bit.
 - Executed by the newly added bit shifter.
- RHL Ra Shift the value of the Ra to the right by one bit.
 - Executed by the newly added bit shifter.
- MAX Ra, Rb Find the maximum value stored in Ra and Rb.
 - o Executed by the newly added comparator.
- MIN Ra, Rb Find the minimum value stored in Ra and Rb.
 - o Executed by the newly added comparator.

Enhanced and Newly Added Components to Accommodate the Additional Features

Enhanced Instruction Decoder

In order to accommodate all the features, we extended the length of the instruction vector to 14 bits, with the initial 4 bit now indicating the instruction instead of the first 2 bits.

Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/17/2024 08:03:12 PM
-- Design Name:
-- Module Name: Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Instruction Decoder is
    Port ( Instruction : in STD LOGIC VECTOR (13 downto 0);
           Reg Check : in STD LOGIC VECTOR (3 downto 0);
           Reg Enable : out STD LOGIC VECTOR (2 downto 0);
           Load Select : out STD LOGIC VECTOR (2 downto 0);
           Immediate Val : out STD LOGIC VECTOR (3 downto 0);
           Reg Select A : out STD LOGIC VECTOR (2 downto 0);
           Reg_Select_B : out STD_LOGIC_VECTOR (2 downto 0);
           Add Sub Select : out STD LOGIC;
           Comparator Select : out STD LOGIC;
           BitShifter Select : out STD LOGIC;
           Jump Flag : out STD LOGIC;
           Jump Address : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
```

```
----- ** Internal Signals ** -----
 _____
-- SIGNAL(s) - Inputs
signal I Instruction : STD LOGIC VECTOR (3 downto 0);
signal I Ra : STD LOGIC VECTOR (2 downto 0);
signal I Rb : STD LOGIC VECTOR (2 downto 0);
signal I D : STD LOGIC VECTOR (3 downto 0);
begin
         -- Extracting values from the instruction vector for clear and readable
         I Instruction <= Instruction(13 downto 10);</pre>
         I Ra <= Instruction(9 downto 7);</pre>
         I Rb <= Instruction(6 downto 4);</pre>
         I D <= Instruction(3 downto 0);</pre>
         process(I Instruction, I Ra, I Rb, I D) begin
         -- When I Instruction, I Ra, I Rb or I D gets changed, this process will
run
                  case I Instruction is
                  -- Instructions begin,
                           when "0010" =>
                           -- Instruction 01 - MOVI
                                    Enable the given Ra regist

Loau_select <= "001"; -- For immidiate values, 001

Immediate_Val <= I_D; -- Instruction, pass D

Reg_Select_A <= "000"; -- Prevent und Company of the product of the product
                                                                                                -- Enable the given Ra register
                                    Reg_Select_B <= "000"; -- Prevent undefined
Add_Sub_Select <= '0'; -- Prevent undefined</pre>
                                    Comparator Select <= '0'; -- Prevent undefined
                                    BitShifter Select <= '0'; -- Prevent undefined
                                    Jump Flag <= '0';
                                                                                                 -- Default, 0
                                    Jump_Address <= "000";</pre>
                                                                                                 -- Prevent undefined
                           when "0000" =>
                           -- Instruction 02 - ADD
                                    Req Enable <= I Ra;</pre>
                                                                                                   -- Enable the given Ra register
                                                                                                 -- Default, To connect
                                    Load Select <= "000";
Adder/Substaracter, 000
                                    Immediate_Val <= "0000";</pre>
                                                                                                   -- Prevent undefined
                                    Reg_Select_A <= I_Ra; -- Instruction, pass Ra
Reg_Select_B <= I_Rb; -- Instruction, pass Rb
Add_Sub_Select <= '0'; -- Default, Addition, 0
                                    Comparator Select <= '0'; -- Prevent undefined</pre>
                                    BitShifter Select <= '0'; -- Prevent undefined</pre>
                                    Jump Flag <= '0';</pre>
                                                                                                 -- Default, 0
                                    Jump Address <= "000"; -- Prevent undefined
                           when "0001" =>
                            -- Instruction 03 - NEG
                                    -- Perform substraction (0 - Ra) to calc -R,
                                    Adder/Substaracter, 000
```

```
Immediate Val <= "0000"; -- Prevent undefined</pre>
                       Reg_Select_A <= I_Rb; -- Instruction, pass Rb, 0
Reg_Select_B <= I_Ra; -- Instruction, pass Ra, input R
Add_Sub_Select <= '1'; -- Substraction, 1
Comparator_Select <= '0'; -- Prevent undefined
                       BitShifter Select <= '0'; -- Prevent undefined</pre>
                       Jump_Flag <= '0';
Jump_Address <= "000";</pre>
                                                              -- Default, 0
                                                              -- Prevent undefined
                 when "0011" =>
                  -- Instruction 04 - JZR
                       Reg Enable <= "000";</pre>
                                                                            -- Prevent undefined
                       Load_Select <= "000";
                                                                            -- Prevent undefined
                       Immediate_Val <= "0000";
                                                                        -- Prevent undefined
-- Instruction, pass Ra
                       Reg_Select_A <= I_Ra;
Reg_Select_B <= I_Rb;
Add_Sub_Select <= '0';
                                                                           -- Prevent undefined
                                                                              -- Prevent undefined
                       Comparator Select <= '0';
                                                                             -- Prevent undefined
                       BitShifter Select <= '0'; -- Prevent undefined
                       if Req Check = "0000" then
                              Jump Flag <= '1';
                                                                              -- Jump, 1
                              Jump Address <= I D(2 downto 0); -- Instruction, pass D</pre>
                       else
                             Jump Flag <= '0';</pre>
                                                                              -- Default, 0
                              Jump Address <= "000";
                                                                          -- Prevent undefined
                       end if;
                 when "0100" =>
                       -- Instruction 05 - SUB
                       Adder/Substaracter, 000
                       Immediate_Val <= "0000"; -- Prevent undefined
Reg_Select_A <= I_Ra; -- Instruction, pass Ra
Reg_Select_B <= I_Rb; -- Instruction, pass Rb
Add_Sub_Select <= '1'; -- Default, Substraction, 1
Comparator_Select <= '0'; -- Prevent undefined</pre>
                       BitShifter_Select <= '0'; -- Prevent undefined</pre>
                       when "0101" =>
                       -- Instruction 06 - Multiply (2 Bit)
                       Reg_Enable <= I_Ra; -- Enable the given Ra register
Load_Select <= "010"; -- To connect Multiplier, 010

Immediate_Val <= "0000"; -- Prevent undefined

Reg_Select_A <= I_Ra; -- Instruction, pass Ra

Reg_Select_B <= I_Rb; -- Instruction, pass Rb

Add_Sub_Select <= '0'; -- Prevent undefined

Comparator_Select <= '0'; -- Prevent undefined


PitShifter_Select <= '0'; -- Prevent undefined
                       BitShifter_Select <= '0'; -- Prevent undefined</pre>
                       Jump_Flag <= '0'; -- Default, 0
Jump_Address <= "000"; -- Prevent undefined
                 when "0110" =>
                       -- Instruction 07 - Left BitShift
```

```
Reg Enable <= I Ra;</pre>
                                                                         -- Enable the
given Ra register
                  Load Select <= "100";</pre>
                                                                         -- For Bit
Shifter values, 100
                  Immediate Val <= "0000";</pre>
                                                                         -- Prevent
undefined
                  Reg_Select_A <= I_Ra;</pre>
Instruction, pass Ra
                  Reg Select B <= "000";</pre>
                                                                         -- Prevent
undefined
                  Add Sub Select <= '0';
                                                                         -- Prevent
undefined
                  Comparator Select <= '0';</pre>
                                                                         -- Prevent
undefined
                  BitShifter Select <= '0';</pre>
                                                                         -- For left,
                  Jump Flag <= '0';</pre>
                                                                         -- Default, 0
                  Jump Address <= "000";</pre>
                                                                          -- Prevent
undefined
             when "0111" =>
                  -- Instruction 08 - Right BitShift
                                                                         -- Enable the
                  Reg Enable <= I Ra;</pre>
given Ra register
                  Load Select <= "100";
                                                                          -- For Bit.
Shifter values, 100
                  Immediate Val <= "0000";</pre>
                                                                         -- Prevent
undefined
                  Reg Select A <= I Ra;
Instruction, pass Ra
                  Reg Select B <= "000";</pre>
                                                                         -- Prevent
undefined
                  Add Sub Select <= '0';
                                                                         -- Prevent
undefined
                  Comparator Select <= '0';</pre>
                                                                         -- Prevent
undefined
                  BitShifter Select <= '1';</pre>
                                                                         -- For right,
                  Jump Flag <= '0';</pre>
                                                                         -- Default, 0
                  Jump Address <= "000";</pre>
                                                                         -- Prevent
undefined
             when "1000" =>
                  -- Instruction 09 - MAX
                                                -- Enable the given Ra register
-- For Comprator, 011
                  Reg_Enable <= I_Ra;
Load_Select <= "011";</pre>
                  Immediate Val <= "0000"; -- Prevent undefined</pre>
                  Reg_Select_A <= I_Ra;
Reg_Select_B <= I_Rb;
Add_Sub_Select <= '0';</pre>
                                                -- Instruction, pass Ra
                                                 -- Instruction, pass Rb
                                                 -- Prevent undefined
                  Comparator Select <= '1'; -- For MAX, 1
                  BitShifter_Select <= '0'; -- Prevent undefined</pre>
                  Jump Flag <= '0';</pre>
                                                 -- Default, 0
                  Jump Address <= "000"; -- Prevent undefined
             when "1001" =>
                  -- Instruction 10 - MIN
```

```
Reg_Enable <= I_Ra; -- Enable the given Ra register
Load_Select <= "011"; -- For Comprator, 011
Immediate_Val <= "0000"; -- Prevent undefined
Reg_Select_A <= I_Ra; -- Instruction, pass Ra
Reg_Select_B <= I_Rb; -- Instruction, pass Rb
Add_Sub_Select <= '0'; -- Prevent undefined
                  Comparator Select <= '0'; -- For MIN, 0
                  BitShifter_Select <= '0'; -- Prevent undefined</pre>
                                                 -- Default, 0
-- Prevent undefined
                   Jump Flag <= '0';
                  Jump_Address <= "000";
              when "1010" =>
                  -- Instruction 11 - MOV
                  Load_Select <= "000";
:er, 000
                                                 -- Enable the given Ra register
                                                 -- Default, To connect
Adder/Substaracter, 000
                  Immediate Val <= "0000";</pre>
                                                   -- Prevent undefined
                  Reg_Select_A <= I_Rb; -- Get Rb's value
Reg_Select_B <= "000"; -- Prevent undefined
Add_Sub_Select <= '0'; -- Prevent undefined
                  Comparator Select <= '0'; -- Prevent undefined
                  BitShifter Select <= '0'; -- Prevent undefined</pre>
                  when "1011" =>
                  -- Instruction 12 - JMP
                  Reg Enable <= "000";</pre>
                                                            -- Prevent undefined
                                                            -- Prevent undefined
                  Load Select <= "000";
                  Immediate_Val <= "0000";</pre>
                                                             -- Prevent undefined
                  Reg_Select_A <= "000";</pre>
                                                             -- Prevent undefined
                  Reg_Select_B <= "000";
Add_Sub_Select <= '0';</pre>
                                                            -- Prevent undefined
                                                            -- Prevent undefined
                                                    -- Prevent undefined
                  Comparator Select <= '0';</pre>
                  BitShifter_Select <= '0'; -- Prevent undefined</pre>
                  Jump Flag <= '1';</pre>
                                                             -- Jump, 1
                   Jump_Address <= I_D(2 downto 0); -- Instruction, pass D</pre>
              when others =>
                  Reg Enable <= "000";
                                                 -- Prevent undefined
                  Comparator Select <= '0'; -- Prevent undefined
                  BitShifter_Select <= '0'; -- Prevent undefined</pre>
                  Jump Flag <= '0';</pre>
                                                 -- Prevent undefined
                  Jump_Address <= "000"; -- Prevent undefined
         end case;
    end process;
 end Behavioral;
```

```
entity TB Instruction Decoder is
-- Port ();
end TB Instruction Decoder;
architecture Behavioral of TB_Instruction_Decoder is
component Instruction Decoder is
    Port ( Instruction : in STD LOGIC VECTOR (13 downto 0);
           Reg Check: in STD LOGIC VECTOR (3 downto 0);
           Reg Enable : out STD LOGIC VECTOR (2 downto 0);
           Load Select : out STD LOGIC VECTOR (2 downto 0);
           Immediate Val : out STD LOGIC VECTOR (3 downto 0);
           Reg Select A : out STD LOGIC VECTOR (2 downto 0);
           Reg Select B : out STD LOGIC VECTOR (2 downto 0);
           Add Sub Select : out STD LOGIC;
           Comparator Select : out STD LOGIC;
           Jump Flag : out STD LOGIC;
           Jump Address : out STD LOGIC VECTOR (2 downto 0));
end component;
    SIGNAL ins bus : STD LOGIC VECTOR(13 downto 0);
    SIGNAL reg check, im val : STD LOGIC VECTOR(3 downto 0);
    SIGNAL load sel, reg en, reg sel a, reg sel b, jmp addr :
STD LOGIC VECTOR (2 downto 0);
    SIGNAL add sub sel, Comparator Select, jmp : STD LOGIC;
begin
    UUT : Instruction decoder PORT MAP ( Instruction => ins bus,
                                        Reg Check => reg check,
                                        Reg Enable => reg en,
                                        Load Select => load_sel,
                                        Immediate Val => im val,
                                        Reg Select A => reg sel a,
                                        Reg Select B => reg sel b,
                                        Add Sub Select => add sub sel,
                                        Comparator Select =>
Comparator Select,
                                         Jump Flag => jmp,
                                        Jump Address => jmp addr );
    main: process begin
        Reg Check <= "1001";
        -- MOVI R1, 8
        ins bus <= "00100010001000";
        wait for 100ns;
        -- MOVI R2, 3
        ins bus <= "00100100000011";
        wait for 100ns;
        -- MOVI R3, 1
```


```
ins bus <= "00100110000001";
        wait for 100ns;
        -- ADD R1, R2
        ins bus <= "00000010100000";
        wait for 100ns;
        -- NEG R3
        ins bus <= "00010110000000";
        wait for 100ns;
        -- JZR 1
        ins bus <= "00110000000001";
        wait for 100ns;
        -- SUB R2 from R1
        ins bus <= "01000010100001";
        wait for 100ns;
        -- Mutiply R1 and R2
        ins bus <= "01010010100000";
        wait for 100ns;
        -- Left BitShift R1 and saves to R2
        ins bus <= "01100100010000";
        wait for 100ns;
        -- Right BitShift R1 and saves to R2
        ins bus <= "01110100010000";
        wait for 100ns;
        -- MAX of R1 and R2 \,
        ins bus <= "10000010100000";
        wait for 100ns;
        -- MIN of R1 and R2
        ins bus <= "10010010100000";
        wait for 100ns;
        -- MOV R2 to R1
        ins bus <= "10100010100000";
        wait for 100ns;
        -- JMP to 000
        ins bus <= "1011000000000";
        wait for 100ns;
        wait;
    end process;
end Behavioral;
```



Comparator

A comparator has been incorporated to compare two numbers, enabling the execution of MIN and MAX instructions.


Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/24/2024 09:50:12 PM
-- Design Name:
-- Module Name: Comparator 4 Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Comparator 4 Bit is
  Port (
    A: in Std Logic Vector (3 downto 0);
                                           -- Input A
    B: in Std Logic Vector (3 downto 0);
                                              -- Input B
    S: out Std Logic Vector (3 downto 0);
                                              -- Output S
   Min Max Sel : in STD LOGIC
                                              -- Min/Max selection
  );
end Comparator 4 Bit;
architecture Behavioral of Comparator 4 Bit is
begin
 -- Comparator process
  Comparator 4 Bit : process(A, B, Min Max Sel) begin
    -- When A, B, or Min_Max_Sel changes, this process will run
    if (A > B AND Min_Max_Sel = '0') OR (B > A AND Min_Max_Sel = '1') then
```

```
-- Company:
-- Engineer:
-- Create Date: 04/25/2024 09:54:50 AM
-- Design Name:
-- Module Name: TB Comparator - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Comparator is
-- Port ();
end TB Comparator;
```


```
architecture Behavioral of TB Comparator is
component Comparator is
    Port (A: in Std Logic Vector (3 downto 0);
          B: in Std Logic Vector (3 downto 0);
          S: out Std Logic Vector (3 downto 0);
          Min_Max_Sel : in STD_LOGIC);
end component;
SIGNAL A, B, S : Std Logic Vector (3 downto 0);
SIGNAL Min Max Sel: Std Logic;
begin
    UUT : Comparator PORT MAP( A => A,
                                B => B,
                                S \Rightarrow S
                                Min_Max_Sel => Min_Max_Sel);
    main: process begin
        A <= "1111";
        B <= "1010";
        Min Max Sel <= '0';
        wait for 50ns;
        Min Max Sel <= '1';
        wait for 50ns;
        -- Test for equal condition
        A <= "0101";
        B <= "0101";
        Min Max_Sel <= '0';</pre>
        wait for 50ns;
        Min Max Sel <= '1';
        wait for 50ns;
        A <= "0100";
        B <= "0001";
        Min Max Sel <= '0';
        wait for 50ns;
        Min Max Sel <= '1';
        wait;
    end process;
end Behavioral;
```



Shifter

Shift the value of the given register to the left or right by one bit.


Elaborated Design Schematic



```
-- Company:
-- Engineer:
-- Create Date: 04/26/2024 03:08:05 PM
-- Design Name:
-- Module Name: Shifter 4 Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Shifter 4 Bit is
  Port (
    A: in Std_Logic_Vector (3 downto 0); -- Input A (4-bit)
                                                  -- Bit shift selection
    bit shift select: in Std Logic;
                                                  -- Output (4-bit)
   O: out Std Logic Vector (3 downto 0)
  );
end Shifter 4 Bit;
architecture Behavioral of Shifter 4 Bit is
begin
  -- Shifter process
  Shifter_4_Bit : process(A, bit_shift_select) begin
    -- When A or bit shift select changes, this process will run
```

```
____
-- Company:
-- Engineer:
-- Create Date: 05/02/2024 11:04:26 AM
-- Design Name:
-- Module Name: TB Shifter 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Shifter 4bit is
-- Port ();
end TB Shifter 4bit;
architecture Behavioral of TB_Shifter_4bit is
```


```
Component Shifter 4 Bit
    Port (
        A: in Std_Logic_Vector (3 downto 0); -- Input A (4-bit)
                                                      -- Bit shift selection
-- Output (4-bit)
        bit shift select: in Std Logic;
       O: out Std_Logic_Vector (3 downto 0)
      );
    End Component;
    Signal a, o: Std Logic Vector (3 downto 0);
    Signal shift sel: Std Logic;
begin
    UUT: Shifter_4_Bit
    Port Map (A => a,
              bit_shift_select => shift_sel,
              0 => 0);
    process begin
    shift sel <= '0';
    a <= "11111"; Wait for 100 ns;
    a <= "1010"; Wait for 100 ns;
    shift_sel <= '1';</pre>
    a <= "0101"; Wait for 100 ns;
    a <= "0111"; Wait for 100 ns;
    end process;
end Behavioral;
```



2-Bit Multiplier

The 2-bit multiplier is constructed by using 2 full adders.

Elaborated Design Schematic



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Multiplier 2 Bit is
    Port ( A : in STD LOGIC VECTOR (1 downto 0);
           B : in STD LOGIC VECTOR (1 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end Multiplier 2 Bit;
architecture Behavioral of Multiplier 2 Bit is
component FA is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C out : out STD LOGIC);
end component;
signal b0a0, b0a1, b1a0, b1a1 : std logic;
signal s_0_0, s_0_1, c_0_0, c_0_1 : std_logic;
begin
FA 0 0 : FA port map (
          A \Rightarrow b0a1,
          B \implies b1a0,
          C in \Rightarrow '0',
          s \implies s \ 0 \ 0,
          C out => c 0 0
);
FA 0 1 : FA port map (
          A \Rightarrow '0'
          B => b1a1,
          c in => c_0_0,
          s => s 0_1,
          C out => c 0 1
);
b0a0 \le A(0) = A(0);
b0a1 \le A(1) AND B(0);
```

```
bla0 <= A(0) AND B(1);

bla1 <= A(1) AND B(1);

-- Define output

Y(0) <= b0a0;

Y(1) <= s_0_0;


Y(2) <= s_0_1;

Y(3) <= c_0_1;

end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 05/02/2024 11:30:07 AM
-- Design Name:
-- Module Name: TB Multiplier 2 Bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Multiplier 2 Bit is
-- Port ();
end TB_Multiplier_2_Bit;
```

```
architecture Behavioral of TB Multiplier 2 Bit is
    Component Multiplier 2 Bit
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
          B : in STD LOGIC VECTOR (1 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
    End Component;
    Signal a, b : Std logic Vector (1 downto 0);
    Signal y: Std Logic Vector (3 downto 0);
begin
    UUT: Multiplier 2 Bit
    Port Map (A => a,
              B \Rightarrow b
              Y => y);
    Process begin
    a <= "11";
               b <= "10" ; Wait for 100 ns;
    a <= "01"; b <= "11" ; Wait for 100 ns;
    a <= "11"; b <= "11" ; Wait for 100 ns;
    a <= "00"; b <= "00"; Wait for 100 ns;
    End process;
end Behavioral;
```




Testing Out Newly Added Features and Instructions

To test out the newly added features and instructions, we created 3 different LUTs and tested them out separately and got the expected results.

1. ADD, SUB, MOVI and JMP Instructions

Lookup Table

```
signal instruction_ROM : rom_type := (
    --ADD and SUB
    "001011100000001", --MOVI R7, 4
    "00101100000010", --MOVI R6, 2
    "001010100000011", --MOVI R5, 3
    "00001111100000", --ADD R7, R6
    "01001111010000", --SUB R7, R5
    "000000000000000", --Loop
    "10110000000101"
);
```




2. MAX, MIN and MOV Instructions

Max, Min instructions use the newly added comparator.

Lookup Table

```
signal instruction_ROM : rom_type := (
    --MAX and MIN
    "00101100000010", --MOVI R6, 2
    "00101010000100", --MOVI R5, 4
    "00101000001010", --MOVI R4, 10
    "100011010100000", --MAX R6, R5
    "10011101000000", --MIN R6, R4
    "10101111100000", --MOV R7, R6
    "0000000000000000", --Loop
    "10110000000100"
```




3. SHL and SHR Instructions

SHL and SHR instructions employ the newly added bit shifter.

Lookup Table

```
signal instruction_ROM : rom_type := (
     --SHL and SHR
     "001011100000010", --MOVI R7, 2
     "001011000000011", --MOVI R6, 3
     "000011111000000", --ADD R7, R6
     "01101110000000", --SHL R7
     "01111110000000", --SHR R7
     "000000000000000", --Loop
     "10110000000101"
);
```



Optimizing Resource Consumption and Resource Utilization

To enhance resource consumption and utilization, we implemented a series of measures.

- Rather than directly employing a three-to-eight decoder, we opted for its implementation using two 2-to-4 decoders.
- Furthermore, for the instruction decoder, we utilized a "switch case" approach instead of employing an "if-else-else if" block.
- Additionally, to construct an eight-way four-bit multiplexer, we employed seven two-way four-bit multiplexers, resulting in a further reduction in logic gate costs.

Conclusion

- We have successfully implemented a nanoprocessor which can execute up to 4 instructions namely, ADD, NEG, MOVI and JZR by assembling various components.
- We wrote a machine code which mirrors assembly code for summing integers between 1 to 3 and storing them in the R7 register.
- We successfully generated the bitstream files and obtained the anticipated results using the Basys 3 board.
- We extended the nanoprocessor to handle up to 12 instructions and successfully implemented them on the Basys 3 board.

Contributions

- Talagala S.A.
 - Designed the 3-bit program counter, k-way b-bit multiplexers and register bank.
 - Assembled all the components.
 - Created test bench files for some of the components.

- Handled the documentation.
- Gunawardana S.D.M.D.
 - Designed the instruction decoder, created test bench files for most of the components.
 - Improved the nanoprocessor by adding all the additional features.
 - Handled the hardware implementation.
- Samarasinghe Y.B.P.
 - Designed the program ROM.
 - Assembled all the components.
 - Helped with the hardware implementation.
- Arachchi K.A.K.N.K.
 - Designed the 4-bit add/sub unit, 3-bit adder.
 - Helped with the hardware implementation.