











PCM1802

SLES023D - DECEMBER 2001 - REVISED DECEMBER 2016

PCM1802 Single-Ended Analog-Input 24-Bit, 96-kHz Stereo A/D Converter

1 Features

- 24-Bit Delta-Sigma Stereo A/D Converter
- Single-Ended Voltage Input: 3 V_{P-P}
- Antialiasing Filter Included
- · Oversampling Decimation Filter
 - Oversampling Frequency: x64, x128
 - Pass-Band Ripple: ±0.05 dBStop-Band Attenuation: -65 dB
 - On-Chip High-Pass Filter: 0.84 Hz (44.1 kHz)
- High Performance
 - THD+N: 96 dB (Typical)SNR: 105 dB (Typical)
 - Dynamic Range: 105 dB (Typical)
- PCM Audio Interface
 - Master and Slave Mode Selectable
 - Data Formats: 24-Bit Left-Justified; 24-Bit I²S;
 20-bit or 24-Bit Right-Justified
- · Sampling Rate: 16 kHz to 96 kHz
- System Clock: 256 f_S, 384 f_S, 512 f_S, 768 f_S
- Dual Power Supplies: 5 V (Analog), 3.3 V (Digital)
- Package: 20-Pin SSOP

2 Applications

- AV Amplifier Receivers
- MD Players
- CD Recorders
- Multitrack Receivers
- Electric Musical Instruments

3 Description


The PCM1802 is a high-performance, low-cost, single-chip stereo analog-to-digital converter with single-ended analog voltage input. The PCM1802 uses a delta-sigma modulator with 64-times or 128-times oversampling, and includes a digital decimation filter and high-pass filter (HPF), which removes the DC component of the input signal. For various applications, the PCM1802 supports master and slave modes and four data formats in serial interface. The PCM1802 is suitable for a wide variety of cost-sensitive consumer applications where good performance, 5-V analog supply, and 3.3-V digital supply operation is required. The PCM1802 is fabricated using a highly advanced CMOS process and is available in the DB 20-pin SSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
PCM1802	SSOP (20)	7.20 mm × 5.30 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

Features 1	7.4 Device Functional Modes 15
Applications 1	8 Application and Implementation 22
Description 1	8.1 Application Information
	8.2 Typical Application 22
-	9 Power Supply Recommendations 24
•	10 Layout24
	10.1 Layout Guidelines24
3	10.2 Layout Example25
	11 Device and Documentation Support 26
. 3	11.1 Receiving Notification of Documentation Updates 26
	11.2 Community Resources
	11.3 Trademarks
• •	11.4 Electrostatic Discharge Caution
	11.5 Glossary
7.2 Functional Block Diagrams	12 Mechanical, Packaging, and Orderable
7.3 Feature Description	Information 26
	Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings 4 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 5 6.5 Electrical Characteristics 5 6.6 Typical Characteristics 7 Detailed Description 12 7.1 Overview 12 7.2 Functional Block Diagrams 12

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (January 2005) to Revision D

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Lead temperature (soldering), 260°C for 5 s, from Absolute Maximum Ratings table	4
•	Added Thermal Information table	5
•	Changed Thermal resistance, R _{0JA} , value in <i>Thermal Information</i> table From: 115°C/W To: 80.8°C/W	. 5



5 Pin Configuration and Functions



Pin Functions

PIN	I	1/0	DECODINE		
NAME	NO.	1/0	DESCRIPTION		
AGND	6	_	Analog GND		
BCK	11	I/O	Bit clock input and output ⁽¹⁾		
BYPAS	8	I	HPF bypass control. Low: normal mode (DC cut); High: bypass mode (through) (2)		
DGND	13	_	Digital GND		
DOUT	12	0	Audio data output		
FMT0	17	I	Audio data format select 0 (see <i>Data Format</i>) (2)		
FMT1	18	I	Audio data format select 1 (see <i>Data Format</i>) ⁽²⁾		
FSYNC	9	I/O	Frame synchronous clock input and output ⁽¹⁾		
LRCK	10	I/O	Sampling clock input and output ⁽¹⁾		
MODE0	19	I	Mode select 0 (see Interface Mode) (2)		
MODE1	20	- 1	Mode select 1 (see Interface Mode) (2)		
OSR	16	I	Oversampling ratio select. Low: x64 f _S ; High: x128 f _S ⁽²⁾		
PDWN	7	I	Power-down control, active-low ⁽²⁾		
SCKI	15	I	System clock input; 256 f _S , 384 f _S , 512 f _S , or 768 f _S ⁽³⁾		
VCC	5	_	Analog power supply, 5 V		
VDD	14	_	Digital power supply, 3.3 V		
VINL	1	- 1	Analog input, L-channel		
VINR	2	I	Analog input, R-channel		
VREF1	3	_	Reference-1 decoupling capacitor		
VREF2	4	_	Reference-2 voltage input, normally connected to V _{CC}		

- (1) Schmitt-Trigger input
- 2) Schmitt-Trigger input with internal pulldown (50 kΩ typically), 5-V tolerant
- 3) Schmitt-Trigger input, 5-V tolerant



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Cumply walte as	VCC		6.5	V	
Supply voltage	VDD		4	V	
Ground voltage differences	AGND and DGND		±0.1	V	
Supply voltage difference (V _{CC} – V _{DD})	VCC and VDD		3 V	V	
	FSYNC, LRCK, BCK, and DOUT	-0.3	$V_{DD} + 0.3$	V	
Digital input voltage	PDWN, BYPAS, SCKI, OSR, FMT0, FMT1, MODE0, and MODE1	-0.3	6.5		
Analog input voltage	VINL, VINR, VREF1, and VREF2	-0.3	$V_{CC} + 0.3$	V	
Input current (any pins except supplies)	*		±10	mA	
Ambient temperature under bias		-40	125	°C	
Junction temperature			150	°C	
Package temperature (IR reflow, peak)			260	°C	
Storage temperature, T _{stg}		- 55	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Analog supply voltage, V _{CC}			5	V
Digital supply voltage, V _{DD}			3.3	V
Analog input voltage, full-scale (-0 dB)	Analog input voltage, full-scale (-0 dB)		3	V_{P-P}
Digital input logic family			ΓTL	
Digital input logic family Digital input clock frequency	Sampling clock	8.192	49.152	MHz
Digital input clock frequency	System clock	32	96	kHz
Digital output load capacitance			20	pF
Operating free-air temperature, T _A		-40	85	°C

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		PCM1802	
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.6	°C/W
ΨЈΤ	Junction-to-top characterization parameter	7.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	37	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

 $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 44.1$ kHz, system clock = 384 f_S , oversampling ratio = $\times 128$, 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			24		Bits
DATA	FORMAT					
	Audio data interface format			ustified, I ² S, ght-justified	or	
	Audio data bit length			20 or 24		Bits
	Audio data format		MSB first	or 2s comp	lement	
f_S	Sampling frequency		16	44.1	96	kHz
		256 f _S	4.096	11.2896	24.576	
	Cyptom alogy from your cy	384 f _S	6.144	16.9344	36.864	MHz
	System clock frequency	512 f _S	8.192	22.5792	49.152	IVITIZ
		768 f _S ⁽¹⁾	12.288	33.8688		
INPUT	LOGIC		·			
V_{IH}	Input logic level (2)		2		V _{DD}	
V_{IL}	input logic level.		0		0.8	VDC
V_{IH}	Input logic level (3)		2		5.5	VDC
V_{IL}	input logic level.		0		0.8	<u> </u>
I _{IH}	Input logic current ⁽⁴⁾	$V_{IN} = V_{DD}$			±10	
I _{IL}	input logic current	$V_{IN} = 0 V$			±10	μA
I _{IH}	Input logic current ⁽⁵⁾	$V_{IN} = V_{DD}$		65	100	μΑ
I _{IL}	input logic current	$V_{IN} = 0 V$			±10	
OUTP	UT LOGIC					
V_{OH}	Output logic level ⁽⁶⁾	$I_{OUT} = -1 \text{ mA}$	2.8			VDC
V_{OL}	Output logic level V	I _{OUT} = 1 mA			0.5	VDC
DC AC	CCURACY					
	Gain mismatch, channel-to-channel			±1%	±4%	FSR
	Gain error			±2%	±6%	FSR
	Bipolar zero error	HPF bypassed ⁽⁷⁾		±2%	·	FSR

Maximum system clock frequency is not applicable at 768 f_S, f_S = 96 kHz (see System Clock).

Applies to FSYNC, LRCK, BCK (Schmitt-trigger input in slave mode) pins.

Applies to PDWN, BYPAS, SCKI, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, 5-V tolerant) pins.

Applies to FSYNC, LRCK, BCK (Schmitt-trigger input in slave mode), SCKI (Schmitt-trigger input) pins.

Applies to FSYNC, LRCK, BCK (Schmitt-trigger input in slave mode), SCKI (Schmitt-trigger input) pins.

Applies to FSYNC, LRCK, BCK (Schmitt-trigger input in slave mode), SCKI (Schmitt-trigger input) pins.

Applies to FSYNC, LRCK, BCK (in master mode), DOUT pins.

High-pass filter



Electrical Characteristics (continued)

 $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 44.1$ kHz, system clock = 384 f_S , oversampling ratio = $\times 128$, 24-bit data (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMI	C PERFORMANCE ⁽⁸⁾)		•			
			$f_S = 44.1 \text{ kHz}, V_{IN} = -0.5 \text{ dB}$		0.0015%	0.003%	
	Total harrania dist		f_S = 96 kHz, V_{IN} = -0.5 dB, system clock = 256 f_S , oversampling ratio = x64 ⁽⁹⁾		0.0025%		
THD+N	Total harmonic dist	ortion + noise	f _S = 44.1 kHz, V _{IN} = -60 dB		0.7%		
			f_S = 96 kHz, V_{IN} = -60 dB, system clock = 256 f_S , oversampling ratio = x64 ⁽⁹⁾		1.2%		
			f _S = 44.1 kHz, A-weighted	100	105		
	Dynamic range		f_S = 96 kHz, A-weighted, system clock = 256 f_S , oversampling ratio = x64 ⁽⁹⁾		103		dB
			f _S = 44.1 kHz, A-weighted	100	105		
	Signal to noise ration)	f_S = 96 kHz, A-weighted, system clock = 256 f_S , oversampling ratio = x64 ⁽⁹⁾		103		dB
			f _S = 44.1 kHz	96	103		
	Channel separation	1	$f_S = 96 \text{ kHz}$, system clock = 256 f_S , oversampling ratio = $\times 64^{(9)}$		98		dB
ANALOG	INPUT						
	Input voltage				0.6 × V _{CC}		V_{P-P}
V _{REF} 1	Center voltage				0.5 × V _{CC}		V
	Input impedance				20		kΩ
	Antialiasing filter fre response	equency	-3 dB		300		kHz
DIGITAL	FILTER PERFORMA	NCE					
	Pass band					0.454 f _S	Hz
	Stop band			0.583 f _S			Hz
	Pass-band ripple					±0.05	dB
	Stop-band attenuat	ion		-65			dB
	Delay time				17.4 / f _S		S
	HPF frequency res	oonse	−3 dB		0.019 f _S		mHz
POWER	SUPPLY REQUIREM	ENTS					
V _{CC}	Voltogo			4.5	5	5.5	VDC
V_{DD}	Voltage			2.7	3.3	3.6	VDC
Icc			V _{CC} = 5 V, V _{DD} = 3.3 V		24	30	
I	Supply current ⁽¹⁰⁾		$f_S = 44.1 \text{ kHz V}_{CC} = 5 \text{ V}, \text{ V}_{DD} = 3.3 \text{ V}$		8.3	10	mA
I _{DD}			$f_S = 96 \text{ kHz}, V_{CC} = 5 \text{ V}, V_{DD} = 3.3 \text{ V}^{(8)}$		17		
		Operation	$f_S = 44.1 \text{ kHz}, V_{CC} = 5 \text{ V}, V_{DD} = 3.3 \text{ V}$		147	183	
P_{D}	Power dissipation	Орегация	$f_S = 96 \text{ kHz}, V_{CC} = 5 \text{ V}, V_{DD} = 3.3 \text{ V}^{(8)}$		176		mW
		Power down	$V_{CC} = 5 \text{ V}, V_{DD} = 3.3 \text{ V}$		0.5		


⁽⁸⁾ Analog performance specifications are tested with System Two™ audio measurement system by Audio Precision™, using 400-Hz HPF, 20-kHz LPF for 44.1-kHz operation or 40-kHz LPF for 96-kHz operation in RMS mode.

⁽⁹⁾ $f_S = 96$ kHz, system clock = 256 f_S , oversampling ratio = x64. (10) Minimum load on DOUT, BCK, LRCK, and FSYNC.



6.6 Typical Characteristics

 $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5 \text{ V}$, $V_{DD} = 3.3 \text{ V}$, Master mode, $f_S = 44.1 \text{ kHz}$, system clock = 384 f_S , oversampling ratio = $\times 128$, and 24-bit data (unless otherwise noted).






6.6.1 Typical Characteristics: Internal Filter

6.6.1.1 Digital Filter: Decimation Filter Frequency Response

 T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, Master mode, f_S = 44.1 kHz, system clock = 384 f_S , oversampling ratio = \times 128, and 24-bit data (unless otherwise noted).






Typical Characteristics: Internal Filter (continued)


6.6.1.2 HPF (High-Pass Filter) Frequency Response

 $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, Master mode, $f_S = 44.1$ kHz, system clock = 384 f_S , oversampling ratio = $\times 128$, and 24-bit data (unless otherwise noted).



6.6.1.3 Analog Filter: Antialiasing Filter Frequence Response


 T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, Master mode, f_S = 44.1 kHz, system clock = 384 f_S , oversampling ratio = $\times 128$, and 24-bit data (unless otherwise noted).





6.6.2 Typical Characteristics: Output Spectrum

 T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, Master mode, f_S = 44.1 kHz, system clock = 384 f_S , oversampling ratio = \times 128, and 24-bit data (unless otherwise noted).




Submit Documentation Feedback

Copyright © 2001–2016, Texas Instruments Incorporated



6.6.3 Typical Characteristics: Supply Current

 T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, Master mode, f_S = 44.1 kHz, system clock = 384 f_S , oversampling ratio = \times 128, and 24-bit data (unless otherwise noted).





7 Detailed Description

7.1 Overview

The PCM1802 device consists of a reference circuit, two channels of single-ended-to-differential converter, a fifth-order delta-sigma modulator with full differential architecture, a decimation filter with high-pass filter, and a serial interface circuit. Figure 19 illustrates the total architecture of the PCM1802, Figure 20 illustrates the architecture of single-ended-to-differential converter and antialiasing filter, and Figure 21 is the block diagram of the fifth-order delta-sigma modulator and transfer function. An on-chip high-precision reference with one external capacitor provides all reference voltages that are required by the PCM1802 device and defines the full-scale voltage range for both channels. On-chip single-ended-to-differential signal converters save the design, space, and extra parts cost for external signal converters. Full-differential architecture provides a wide dynamic range and excellent power-supply rejection performance. The input signal is sampled at a x64 or x128 oversampling rate, thus eliminating an external sample-hold amplifier. A fifth-order delta-sigma noise shaper, which consists of five integrators using the switched capacitor technique and a comparator, shapes the quantization noise generated by the comparator and 1-bit DAC outside of the audio signal band. The high-order delta-sigma modulation randomizes the modulator outputs and reduces the idle tone level. The 64-f_S or 128-f_S, 1-bit stream from the delta-sigma modulator is converted to a 1-f_S, 24-bit or 20-bit digital signal by removing high-frequency noise components with a decimation filter. The DC component of the signal is removed by the HPF, and the HPF output is converted to a time-multiplexed serial signal through the serial interface, which provides flexible serial formats.

7.2 Functional Block Diagrams





Figure 19. Block Diagram

Copyright © 2001–2016, Texas Instruments Incorporated Product Folder Links: *PCM1802*




Functional Block Diagrams (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Analog Front End (Left Channel)



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Block Diagram of Fifth-Order Delta-Sigma Modulator



7.3 Feature Description

7.3.1 Hardware Control

The FMT0, FMT1, OSR, BYPASS, MD0, and MD1 pins allow the device to be controlled by tying these pins to GPIO and GND or VDD from a host IC. These controls allow full configuration of the PCM1802.

7.3.2 Power-On Reset Sequence

The PCM1802 has an internal power-on reset circuit, and initialization (reset) is performed automatically when the power supply (V_{DD}) exceeds 2.2 V (typical). While V_{DD} < 2.2 V (typical), and for 1024 system-clock counts after V_{DD} > 2.2 V (typical), the PCM1802 stays in the reset state and the digital output is forced to zero. The digital output is valid after the reset state is released and the time of 4480 / f_S is passed. Figure 22 illustrates the internal power-on reset timing and the digital output for power-on reset.




Figure 22. Internal Power-On Reset Timing

7.3.3 System Clock

The PCM1802 supports 256 f_S , 384 f_S , 512 f_S , and 768 f_S as the system clock, where f_S is the audio sampling frequency. The system clock must be supplied on SCKI.

The PCM1802 has a system clock detection circuit which automatically senses if the system clock is operating at 256 f_S , 384 f_S , 512 f_S , or 768 f_S in slave mode. In master mode, the system clock frequency must be selected by MODE0 and MODE1, and 768 f_S is not available. For system clock inputs of 384 f_S , 512 f_S , and 768 f_S , the system clock is divided to 256 f_S automatically, and the 256 f_S clock operates the delta-sigma modulator and the digital filter.



Feature Description (continued)

Table 1 lists the relationship of typical sampling frequencies and system clock frequencies, and Table 2 shows system clock timing.

Table 1. Sampling Frequency and System Clock Frequency

SAMPLING RATE	SYSTEM CLOCK FREQUENCY (MHz)					
FREQUENCY (kHz)	256 f _S	384 f _S	512 f _S	768 f _S		
32	8.192	12.288	16.384	24.576		
44.1	11.2896	16.9344	22.5792	33.8688		
48	12.288	18.432	24.576	36.864		
64	16.384	24.576	32.768	49.152		
88.2	22.5792	33.8688	45.1584	_		
96	24.576	36.864	49.152	_		




Table 2. System Clock Timing

	PARAMETER	MIN N	/IAX	UNIT
t _{w(SCKH)}	System clock-pulse duration, high	7		ns
t _{w(SCKL)}	System clock-pulse duration, low	7		ns

7.4 Device Functional Modes

7.4.1 Power Down, HPF Bypass, Oversampling Control

PDWN controls the entire ADC operation. During power-down mode, both the supply current for the analog portion and the clock signal for the digital portion are shut down, and power dissipation is minimized. DOUT is also disabled and no system clock is accepted during power-down mode.

Table 3. Power-Down Control

PDWN	MODE
LOW	Power-down mode
HIGH	Normal operation mode

The built-in function for DC component rejection can be bypassed using the BYPAS control. In bypass mode, the DC components of the analog input signal, such as the internal DC offset, are converted and included in the digital output data.

Table 4. HPF Bypass Control

BYPAS	HPF (HIGH-PASS FILTER) MODE
LOW	Normal (no DC component on DOUT) mode
HIGH	Bypass (DC component on DOUT) mode

OSR controls the oversampling ratio of the delta-sigma modulator, $\times 64$ or $\times 128$. The $\times 128$ mode is available for $f_S < 50$ kHz, and must be used carefully as the duty cycle of the 384 f_S system clock affects performance.



Table 5. Oversampling Control

OSR	OVERSAMPLING RATIO
LOW	×64
HIGH	×128 (f _S < 50 kHz)

7.4.2 Serial Audio Data Interface

The PCM1802 interfaces with the audio system through BCK, LRCK, FSYNC, and DOUT.

7.4.2.1 Data Format

The PCM1802 supports four audio data formats in both master and slave modes, and they are selected by FMT1 and FMT0 as shown in Table 6. Figure 23 and Figure 25 illustrate the data formats in slave mode and master mode, respectively.

Table 6. Data Format

FORMAT	FMT1	FMT0	FORMAT		
0	0	0	Left-justified, 24-bit		
1	0	1	I ² S, 24-bit		
2	1	0	Right-justified, 24-bit		
3	1	1	Right-justified, 20-bit		

Product Folder Links: PCM1802


Copyright © 2001–2016, Texas Instruments Incorporated




7.4.2.2 Interface Timing

Figure 24 and Figure 26 illustrate the interface timing in slave mode and master mode, respectively.


FORMAT 0: FMT[1:0] = 00




FORMAT 1: FMT[1:0] = 01



FORMAT 2: FMT[1:0] = 10




FORMAT 3: FMT[1:0] = 11



T0016-12

Figure 23. Audio Data Format (Slave Mode: FSYNC, LRCK, and BCK Work as Inputs)





Timing measurement reference level is $(V_{IH} + V_{IL})$ / 2. Rise and fall times are measured from 10% to 90% of IN to OUT signal swing. Load capacitance of DOUT is 20 pF.


Figure 24. Audio Data Interface Timing (Slave Mode: FSYNC, LRCK, and BCK Work as Inputs)

Table 7. Audio Data Interface Timing: Slave Mode


	PARAMETER	MIN	MAX	UNIT
t _(BCKP)	BCK period	150		ns
t _(BCKH)	BCK pulse duration, high	60		ns
t _(BCKL)	BCK pulse duration, low	60		ns
t _(LRSU)	LRCK setup time to BCK rising edge	40		ns
t _(LRHD)	LRCK hold time to BCK rising edge	20		ns
t _(LRCP)	LRCK period	10		μs
t _(FSSU)	FSYNC setup time to BCK rising edge	20		ns
t _(FSHD)	FSYNC hold time to BCK rising edge	20		ns
t _(CKDO)	Delay time, BCK falling edge to DOUT valid	-10	20	ns
t _(LRDO)	Delay time, LRCK edge to DOUT valid	-10	20	ns
t _r	Rise time of all signals		10	ns
t _f	Fall time of all signals		10	ns




FORMAT 0: FMT[1:0] = 00



FORMAT 1: FMT[1:0] = 01



FORMAT 2: FMT[1:0] = 10



FORMAT 3: FMT[1:0] = 11





Figure 25. Audio Data Format (Master Mode: FSYNC, LRCK, and BCK Work as Outputs)





Timing measurement reference level is $(V_{IH} + V_{IL}) / 2$. Rise and fall times are measured from 10% to 90% of IN to OUT signal swing. Load capacitance of all signals is 20 pF.

Figure 26. Audio Data Interface Timing (Master Mode: FSYNC, LRCK, and BCK Work as Outputs)

PARAMETER TYP MAX UNIT BCK period 150 1 / (64 f_S) 1200 ns t_(BCKP) BCK pulse duration, high 75 600 ns t_(BCKH) BCK pulse duration, low 75 600 ns t_(BCKL) Delay time, BCK falling edge to LRCK valid -10 20 ns t(CKLR) LRCK period 10 $1/f_S$ 80 μs t_(LRCP) Delay time, BCK falling edge to FSYNC valid -1020 ns t(CKFS) FSYNC period 5 $1/(2 f_S)$ 40 μs t_(FSYP) Delay time, BCK falling edge to DOUT valid 20 -10 ns t(CKDO) Delay time, LRCK edge to DOUT valid -10 20 t_(LRDO) ns Rise time of all signals 10 ns tr Fall time of all signals 10 t_{f} ns

Table 8. Audio Data Interface Timing: Master Mode

7.4.2.3 Synchronization With Digital Audio System

In slave mode, the PCM1802 operates under LRCK, synchronized with system clock SCKI. The PCM1802 does not require a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than ± 6 BCKs for 64 f_S BCK (± 5 BCKs for 48 f_S BCK) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1 / f_S and digital output is forced into BPZ code until resynchronization between LRCK and SCKI is completed.

In the case of changes less than ±5 BCKs for 64 BCK per frame (±4 BCKs for 48 BCK per frame), resynchronization does not occur.



Figure 27 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, some noise might be generated in the audio signal. The transition of normal to undefined data and undefined or zero data to normal creates a data discontinuity in the digital output, which generates some noise in the audio signal.

TI recommends setting PDWN low to achieve stable analog performance when the sampling rate, interface mode, data format, or oversampling control is changed.




Figure 27. ADC Digital Output for Loss of Synchronization and Resynchronization

7.4.3 Master Mode

In master mode, BCK, LRCK, and FSYNC work as output pins, and these pins are controlled by timing which is generated in the clock circuit of the PCM1802. FSYNC is used to designate the valid data from the PCM1802. The rising edge of FSYNC indicates the starting point of the converted audio data and the falling edge of this signal indicates the ending point of the data. The frequency of this signal is fixed at 2 × LRCK. The duty cycle ratio depends on data bit length. The frequency of BCK is fixed at 64 × LRCK. The 768-f_S system clock is not available in master mode.

7.4.4 Slave Mode

In slave mode, BCK, LRCK, and FSYNC work as input pins. FSYNC enables the BCK signal, and the device can shift out the converted data while FSYNC is HIGH. The PCM1802 accepts the 64- $f_{\rm S}$ BCK or the 48- $f_{\rm S}$ BCK format. The delay of FSYNC from the LRCK transition must be within 16 BCKs for the 64- $f_{\rm S}$ BCK format and within 12 BCKs for the 48- $f_{\rm S}$ BCK format.

7.4.5 Interface Mode

The PCM1802 supports master mode and slave mode as interface modes, and they are selected by MODE1 and MODE0 as shown in Table 9.

In master mode, the PCM1802 provides the timing for serial audio data communications between the PCM1802 and the digital audio processor or external circuit. In slave mode, the PCM1802 receives the timing for data transfer from an external controller.

Table 9. Interface Mode

MODE1	MODE0	INTERFACE MODE
0	0	Slave mode (256 f _S , 384 f _S , 512 f _S , 768 f _S)
0	1	Master mode (512 f _S)
1	0	Master mode (384 f _S)
1	1	Master mode (256 f _S)



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The PCM1802 device is suitable for wide variety of cost-sensitive consumer applications requiring good performance and operation with a 5-V analog supply and 3.3-V digital supply.

8.2 Typical Application

Figure 28 illustrates a typical circuit connection diagram in which the cutoff frequency of the input HPF is about 8 Hz.



Copyright © 2016, Texas Instruments Incorporated

- (1) C_1 , C_2 : A 1- μ F capacitor gives a 8-Hz (τ = 1 μ F × 20 k Ω) cutoff frequency for input HPF in normal operation and requires a power-on settling time with a 20-ms time constant during the power-on initialization period.
- (2) C₃, C₄: Bypass capacitors, 0.1-µF ceramic and 10-µF tantalum, depending on layout and power supply
- (3) C₅: TI recommends 0.1-μF ceramic and 10-μF tantalum capacitors.
- (4) C₆: TI recommends 0.1-μF ceramic and 10-μF tantalum capacitors when using a noisy analog power supply. These capacitor are not required for a clean analog supply.
- (5) R_1 : TI recommends a 1-k Ω resistor when using a noisy analog power supply. This resistor is shorted for a clean analog supply.

Figure 28. Typical Circuit Connection



Typical Application (continued)

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 10 as the input parameters.

Table 10. Design Parameters

PARAMETER	VALUE				
Analog input voltage	0 V _{P-P} to 3 V _{P-P}				
Output	PCM audio data				
System clock input frequency	2.048 MHz to 49.152 MHz				
Output sampling frequency	8 kHz to 96 kHz				
Power supply	3.3 V and 5 V				

8.2.2 Detailed Design Procedure

8.2.2.1 Control Pins

The FMT, MODE, OSR, and BYPASS control pins are controlled by tying up to VDD, down to GND, or driven with GPIO from the DSP or audio processor.

8.2.2.2 DSP or Audio Processor

In this application a DSP or audio processor acts as the audio master, and the PCM1802 acts as the audio slave. This means the DSP or audio processor must be able to output audio clocks that the PCM1802 can use to process audio signals.

8.2.2.3 Input Filters

For the analog input circuit an AC-coupling capacitor must be placed in series with the input. This removes the DC component of the input signal. An RC filter can also be implemented to filter out of band noise to reduce aliasing. Equation 1 calculates the cutoff frequency of the optional RC filter for the input.

$$f_{c} = \frac{1}{2\pi RC} \tag{1}$$

8.2.3 Application Curve




Figure 29. Amplitude vs Frequency

Copyright © 2001–2016, Texas Instruments Incorporated

Product Folder Links: *PCM1802*



9 Power Supply Recommendations

The PCM1802 requires a 5-V nominal supply and a 3.3-V nominal supply. The 5-V supply is for the analog circuitry powered by the VCC pin. The 3.3-V supply is for the digital circuitry powered by the VDD pin. The decoupling capacitors for the power supplies must be placed close to the device pins.

10 Layout

10.1 Layout Guidelines

10.1.1 VCC and VDD Pins

The digital and analog power supply lines to the PCM1802 must be bypassed to the corresponding ground pins with $0.1-\mu F$ ceramic and $10-\mu F$ tantalum capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

10.1.2 AGND and DGND Pins

To maximize the dynamic performance of the PCM1802, the analog and digital grounds are not connected internally. These grounds must have low impedance to avoid digital noise feeding back into the analog ground. They must be connected directly to each other under the parts to reduce the potential noise problem.

10.1.3 VIN Pins

TI recommends a 1-µF capacitor for AC-coupling, which gives an 8-Hz cutoff frequency. A higher full-scale input voltage, if required, can be accommodated by adding only one series resistor to each VIN pin.

10.1.4 VREF1 Pin

TI recommends a ceramic capacitor of 0.1 µF and an electrolytic capacitor of 10 µF between VREF1 and AGND to ensure low source impedance for the ADC references. These capacitors must be placed as close as possible to the VREF1 pin to reduce dynamic errors on the ADC references.

10.1.5 VREF2 Pin

The differential voltage between VREF2 and AGND sets the analog input full-scale range. TI recommends a ceramic capacitor of 0.1 μ F and an electrolytic capacitor of 10 μ F between VREF2 and AGND with the insertion of a 1-k Ω resistor between VCC and VREF2 when using a noisy analog power supply. These capacitors and resistor are not required for a clean analog supply. These capacitors must be placed as close as possible to the VREF2 pin to reduce dynamic errors on the ADC references. Full-scale input level is affected by this 1-k Ω resistor, decreasing by 3%.

10.1.6 DOUT Pin

The DOUT pin has enough load drive capability, but TI recommends placing a buffer near the PCM1802 and minimizing load capacitance if the DOUT line is long, to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

10.1.7 System Clock

The quality of the system clock can influence dynamic performance, as the PCM1802 operates based on the system clock. In slave mode, it may be necessary to consider the system-clock duty cycle, jitter, and the time difference between the system clock transition and the BCK or LRCK transition.



10.2 Layout Example




Figure 30. Layout Recommendation



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

System Two, Audio Precision are trademarks of Audio Precision.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PCM1802DB	ACTIVE	SSOP	DB	20	65	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1802	Samples
PCM1802DBG4	ACTIVE	SSOP	DB	20	65	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1802	Samples
PCM1802DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1802	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jul-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1802DBR	SSOP	DB	20	2000	330.0	17.4	8.5	7.6	2.4	12.0	16.0	Q1

www.ti.com 16-Jul-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
PCM1802DBR	SSOP	DB	20	2000	336.6	336.6	28.6	



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated