









Design Rules Verification ReportFilename: C:\Users\Josh Wardell\AppData\Local\Temp\Releases\Snapshot\1\PCB1.CMPcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0

Rule Violations	
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Clearance Constraint (Gap=10mil) (All),(All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air	0
Width Constraint (Min=12mil) (Max=100mil) (Preferred=12mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Hole Size Constraint (Min=1mil) (Max=150mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=10mil) (All),(All)	0
Silk To Solder Mask (Clearance=10mil) (Disabled)(IsPad),(All)	0
Silk to Silk (Clearance=10mil) (Disabled)(All),(All)	0
Silk primitive without silk layer	0
Net Antennae (Tolerance=0mil) (All)	0
Unpoured Polygon (Allow unpoured: False)	0
Tota	0

Page 1 of 1 Tuesday 12 Dec 2017 4:54:50 PM

Electrical Rules Check Report

Class	Document	Message
Warning	Sheet1.SchDoc	Net NetR1_2 has no driving source (Pin R1-2,Pin R2-1,Pin U2-1)
Warning	Sheet1.SchDoc	Part C3 is not linked to Octopart
Warning	Sheet1.SchDoc	Part C4 is not linked to Octopart
Warning	Sheet1.SchDoc	Part D1 is not linked to Octopart
Warning	Sheet1.SchDoc	Part D2 is not linked to Octopart
Warning	Sheet1.SchDoc	Part J2 is not linked to Octopart
Warning	Sheet1.SchDoc	Part J3 is not linked to Octopart
Warning	Sheet1.SchDoc	Part Q1 is not linked to Octopart
Warning	Sheet1.SchDoc	Part Q2 is not linked to Octopart
Warning	Sheet1.SchDoc	Part R10 is not linked to Octopart
Warning	Sheet1.SchDoc	Part R16 is not linked to Octopart
Warning	Sheet1.SchDoc	Part U2 is not linked to Octopart
Warning	Sheet1.SchDoc	Unconnected line (25,605) To (25,610)
Warning	Sheet1.SchDoc	Unconnected line (25,605) To (30,605)

Tuesday 12 Dec 2017 4:54:50 PM Page 1 of 1