COSMOS: INNOVATIVE SYSTEM FEATURING AMD MI300A APUS





A category II testbed system supported by NSF Award # 2404323, Office of Advanced Cyberinfrastructure (OAC).


PI: Mahidhar Tatineni

Co-Pls:

Subhashini Sivagnanam Andreas Goetz Igor Sfiligoi Christopher Irving

Senior Personnel:

Robert Sinkovits Mary Thomas






Cosmos: Democratizing the Accelerator Ecosystem for Science and Discovery


- Ease the pathway for accelerating a wide range of AI, science and engineering applications, including many that have not yet been ported to GPUs.
- Enabling technology is the AMD Instinct MI300A Accelerated Processing Unit (APU) that integrates CPU and GPU capabilities with unified memory. Total of 42 nodes (4APUs/node), with a total of 168 APUs.
- APU memory architecture facilitates an incremental programming approach, easing porting of applications, and enabling many communities to adopt GPU acceleration on this first NSF datacenter APU-based HPC system.
- HPE Cray Supercomputing EX2500 with HPE Slingshot interconnect, 4-socket nodes with all-to-all connectivity using AMD high-speed interconnect. Fully liquid cooled.
- High-performance storage from VAST (~500TB) that provides the high IOPS, and bandwidth needed for the anticipated mixed-application workload
- Research collaborations with applications from artificial intelligence, astronomy, neuroscience, molecular biology, structural engineering and more. Target community codes, science gateways and enabling middleware.



AMD MI300A Architecture




- MI300A APU combines CPU, GPU, and memory on one package. Six accelerated compute dies (XCDs) combined with 3 chiplets with 8 zen4 cores each.
- 128 GB of HBM3 memory shared coherently between CPUs and GPUs. 5.3 TB/s peak throughput.
- 256 MB AMD Infinity Cache (last level) shared between XCDs and CPUs
- Design helps eliminate need to do host/device data copies and eases code development (going towards our goal of democratizing access to accelerators!)



Reference: https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf



Typical 4-APU Node Architecture



- 4 MI300A APUs fully connected via AMD's interchip global memory interface (xGMI)
- xGMI provides 768 GB/s aggregate bi-directional bandwidth among all the APUs, 256 GB/s bidirectional peer-to-peer bandwidth between each pair of APUs.
- Each APU is served by a 200-Gbps Slingshot NIC, which provides connectivity to the Slingshot interconnect

Reference: https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf



HPE CRAY EX2500 Supercomputer



Single rack of EX2500



Compute Chassis: Provides power, cooling, system control, and network fabric for up to 8 compute blade slots

3 Chassis per rack, 8 blades per chassis, and each EX255a blade can support:

- •Two 4-socket AMD MI300a Accelerator APU nodes
- •128GB HBM3 per APU
- •Up to 8 HPE Slingshot 200Gbit/sec ports per blade
- •1 local NVMe M.2 SSD per node(upto 2 per blade)
- •2 Board Management Controllers (BMC) per blade
- •Cooled with cold plate

Reference: https://www.hpe.com/psnow/doc/a00094635enw


Programming the MI300A

- APU Programming Model
 - Memory movement calls or directives not needed
 - Saves most of the work in porting from CPU
 - Can port one loop at a time and interleave CPU and GPU work
 - Lots of programming languages
 - Native HIP/ROCm
 - Pragma-based OpenMP®; Example of application ported with this approach: OpenFOAM
 - Portability Frameworks such as Kokkos/Raja
- Standard compilers AMD clang/flang
 - Additional: GNU, Cray compilers + ROCm/HIP
- Can run applications written for previous AMD Instinct™ GPUs
 - Any applications that are already ported using HIP/ROCm should work. Some API calls may not be supported and need workaround



Programming the MI300A: ROCm Platform

- AMD ROCm[™] open software platform for accelerated computing is a comprehensive set of open-source APIs, compilers, libraries, and development tools
- Targeted at both HPC and AI focused workloads.



Reference: https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf



MI300A: APU Programming Model

CPU CODE	GPU CODE - HIP	APU CODE - HIP
<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);</pre>	<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize); hipMalloc(∈_d, Msize); hipMalloc(&out_d, Msize);</pre>	<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);</pre>
<pre>for (int i=0; i<m; cpu_func(in_h,="" i++)="" in_h[i]=";" initialize="" m);<="" out_h,="" pre=""></m;></pre>	<pre>for (int i=0; i<m; gpu_func<<="" hipmemcpy(in_d,in_h,msize);="" i++)="" in_h[i]=";" initialize="">>(in_d, out_d, M);</m;></pre>	<pre>for (int i=0; i<m; gpu_func<<="" i++)="" in_h[i]=";" initialize="">>(in_h, out_h, M);</m;></pre>
	<pre>hipDeviceSynchronize(); hipMemcpy(out_h,out_d,Msize);</pre>	hipDeviceSynchronize();
<pre>for (int i=0; i<m; cpu-process="out_h[i];</pre" i++)=""></m;></pre>	for (int i=0; i <m; cpu-process<br="" i++)=""> = out_h[i];</m;>	for (int i=0; i <m; cpu-process<br="" i++)=""> = out_h[i];</m;>
On the APU: - GPU memory allocation on Device		
 Explicit memory management Synchronization Barrier 		

Shared Memory => Porting of codes from CPU to APU is easier

Reference: https://rocm.blogs.amd.com/software-tools-optimization/mi300a-programming/README.html



MI300A: APU Programming Model

- Don't need to explicitly manage memory as in the case of heterogenous architectures
- Can incrementally change your code, starting with most compute intensive areas. Easier to port complex code regions as memory management is not needed
- Can reuse most of the code unified code base possible in OpenMP offload approach
- Portable managed memory support is available on other devices



MI300A: APU Programming Model – OpenMP Offload

```
CPU CODE
                                                 GPU CODE - OPENMP
                                                                                            APU CODE - OPENMP
double* in_h = (double*)malloc(Msize);
                                           double* in h = (double*)malloc(Msize);
                                                                                      #pragma omp requires unified shared memory
double* out h = (double*)malloc(Msize);
                                           double* out h = (double*)malloc(Msize);
                                                                                      double* in_h = (double*)malloc(Msize);
                                                                                      double* out h = (double*)malloc(Msize);
for (int i=0; i<M; i++) // initialize
                                           for (int i=0; i<M; i++) // initialize
                                                                                      for (int i=0; i<M; i++) // initialize
  in_h[i] = ...;
                                             in_h[i] = ...;
                                                                                         in_h[i] = ...;
cpu_func(in_h, out_h, M);
                                           #pragma omp target teams map(to:in_h[0:M])
                                                                                      #pragma omp target
                                           map(tofrom:out_h[0:M])
for (int i=0; i<M; i++) // CPU-process
                                           for (int i=0; i<M; i++) // CPU-process
                                                                                      for (int i=0; i<M; i++) // CPU-process
 ... = out h[i];
                                            ... = out_h[i];
                                                                                        ... = out_h[i];
 On the APU:

    GPU memory allocation on Device

    Explicit memory management between CPU & GPU


    Synchronization Barrier. Implicit in case of OpenMP
```

Reference: https://rocm.blogs.amd.com/software-tools-optimization/mi300a-programming/README.html




Cosmos will support a wide range of applications


- APU memory architecture will remove need for host/device memory management that often makes porting to accelerators difficult
- The shared memory between CPUs and GPUs will allow for an incremental approach to porting new codes and provide an easier programming path => no code left behind!
- Contacted several research groups and communities during proposal development who will collaborate on porting and optimization efforts during testbed phase. Spans several domain science and AI/ML application areas including:
 - Heavily used community codes, such as AMBER (molecular dynamics), Enzo (cosmology), and NEURON (neuroscience);
 - Science gateways, e.g. I-TASSER and the Neuroscience Gateway;
 - Middleware, such as HTCondor and MVAPICH;
 - Software to analyze data from large instruments, such as LIGO and IceCube.



Collision readout from CMS at LHC



3D representation of M1 cortical network, output from NEURON



QM electron density at the protein active, AMBER/Quick Code



The project is structured in two phases: a 3-year testbed, followed by a 2-year allocations phase

Testbed Phase

- Collaborate with research teams (~20 already contacted) to port applications to the MI300A APU
- Collaborations that specifically target community codes, science gateways, and enabling middleware
- Project workshops and participation in the AMD User Forum share lessons learned, develop knowledge and best practices
- External Advisory Board to help recruit research groups, provide guidance to project

Allocations Phase

- Allocate via NSF-approved process (ACCESS)
- Lessons learned from Testbed phase inform documentation and training
- Regular and advanced user support
- Industry engagement for similar technology evaluation



Cosmos: Current Status

- System delivered and installed
- Acceptance benchmarks completed
- Codes/benchmarks tested include:
 - HPL
 - AMBER compiled from source w/ ROCm/HIP
 - UniFrac OpenMP offload approach
 - CGYRO Fortran OpenMP offload + hipFFT
 - IceCube benchmark OpenCL
 - Pytorch/ML MegatronLM, VLLM inference
 - MPI latency/bandwidth
- Early user phase completed and transitioning to testbed phase
- NSF review completed



Cosmos: Current Status

- System delivered and installed
- Acceptance benchmarks completed
- Codes/benchmarks tested include:
 - HPL
 - AMBER compiled from source w/ ROCm/HIP
 - UniFrac OpenMP offload approach
 - CGYRO Fortran OpenMP offload + hipFFT
 - IceCube benchmark OpenCL
 - Pytorch/ML MegatronLM, VLLM inference
 - MPI latency/bandwidth
- Early user phase completed and transitioning to testbe
- NSF review completed



All "true GPU" applications. Will explore APU-optimized avenues in the near future.


Example app - AMBER

- Popular biomolecular simulation tool
- Already had a GPU port
 - Based on NVIDIA CUDA (with significant optimizations)
- The code was thus "hippified"
 - Converting CUDA code into HIP
 - AMD provides several tools to do this
- Was not exactly trivial
 - Several assumptions about NVIDIA GPUs did not cleanly translate
 - But works now on the MI300A



Example app - AMBER

Results from early user benchmarks. Results may change/improve as we better understand the system



Acknowledgement: AMBER was benchmarked on the PNRP system.




AI/ML applications

- AMD provides both PyTorch and Tensorflow packages
 - Already optimized for the AMD hardware, including the MI300A
- Available both as
 - Docker containers
 - Pip install
- No changes needed in the user code
 - AMD GPUs advertise "CUDA support"
 (ROCm under the hood, but applications are not directly exposed to it)

AI/ML applications

Results from early user benchmarks. Results may change/improve as we better understand the system





Summary

- MI300A is the world's first high-performance APU. Cosmos will be the first to introduce this architecture to the NSF community
- Cosmos will enable the open research community exploit this innovative and powerful accelerator technology
- The testbed is also bringing in new storage technologies to SDSC with VAST. Both VAST and Ceph have potential to be shared across multiple systems, and we will be exploring options in the testbed phase.
- System has completed reliability testing and early user phase. In transition to testbed phase after NSF review.
- Thanks to the co-PIs and many others at SDSC who contributed to the proposal to make this possible!
- Email us at consult@sdsc.edu if you have further questions.

