

# Project 2 Report Template

Date-7<sup>th</sup> Nov 2018

Your Name –Saloni Shambhuwani

Unity ID-sdshambh

Student ID-200266197

Email Address-sdshambh@ncsu.edu


*Note: For the requested diagrams, scans or photos of hand-drawn diagrams are sufficient for full credit.*

## Part A

### Timing Analysis


#### 1. What is the original SPI bit rate?

**Ans:1.515MHz**




#### 2. What is the fastest SPI bit rate which works for your $\mu$ SD card?

**Ans: 12.5MHz**




5. Logic analyzer screen shot showing SPI and debug signals for during SD\_Read or SD\_Write operation (not SD\_Init), marked with segments (Compute, I/O-SD, I/O-SPI, Other).


Ans: SD\_READ




Total Read time: 1.273ms




SD time:205us



**SPI time:947 us**




**Others:129.9us**




**Write Time:**


**Computation time:21.48us**



**Computation and SD time: 745us**




SPI time and computation:2.875ms




## Code Structure Analysis

### 6. Control flow graph for SD\_Read.




Ans;




7. Control flow graphs highlighting operations which may block (i.e. repeat a loop an unknown time number of times).


Ans: Highlighted code may block.

a. SD\_Init













b. SD\_Read





### c. SD\_Write







## Code Transformation

### 8. CFG with FSM states overlaid



#### a. Marked-up control flow graphs allocating code to states


##### i. SD\_Init






## ii. SD\_Read








### iii. SD\_Write




## 9. FSM diagrams

### a. State diagram with both states and transitions labeled


## i. SD\_Init




## ii. SD\_Read








i. SD\_Init



## 10. FSM Verification


- a. Logic analyzer screen shot showing SPI signals (SPI CLK, SPI DI, SPI DO, SPI CS) and debug signals (SD\_Read, SD\_Write, SD\_Init, test\_write).

i. SD\_Init operation: Total operation time for SD\_Init is 453.9ms




ii. SD\_Read operation: total read operation time with FSM is 4.054ms






iii. SD\_Write operation: 4.509ms is the total write operation time.




- b. Find and analyze the state with longest code. List the state name and the maximum execution time observed. Note: this is the state which takes the longest time to execute its code once. It is not the total time spent in the state, or the total time spent executing this state's code.


i. SD\_Init operation



ii. SD\_Read operation



iii. SD\_Write operation



c. Table with maximum state execution times of your FSM-based code.

Function	Name and Duration of State with Longest Code
SD_Init	Case:S8; 600 $\mu$ s
SD_Read	Case:S1; 21.97 $\mu$ s
SD_Write	Case S2; 25.61 $\mu$ s