




Chapter 3 Problems

3-1 Design of a 4-Bit Equality Comparator



$$MX \quad N_i = \bar{A}_i B_i + A_i \bar{B}_i$$




$$ME \quad E = N_0 + N_1 + N_2 + N_3$$



3-2

Implementation with NAND Gates




$$F = AB + \overline{(AB)}C + \overline{(AB)}\bar{D} + E$$



3-3

Implementation with NOR Gates

$$F = AB + (\overline{AB})C + (\overline{AB})\bar{D} + E$$



3-4

Lecture - Hall Lighting Control Using Value Fixing

Mode:

P R

O O

O I

I O

I I

-M₀

$$H = \bar{P}R + P\bar{R}$$

M₁

$$H = P$$

M₂

$$H = R$$

0

0

0

1

0

1

1

1



0

0

1

1

$$H(P, R, I_0, I_1, I_2, I_3) = \bar{P}\bar{R}I_0 + \bar{P}RI_1 + P\bar{R}I_2 + PRI_3$$




3-5 Car Electrical Control Using Enabling

Input
Switches

Accessory
Control

IS	LS	RS	WS	L	R	W
0	X	X	X	0	0	0
1	0	0	0	0	0	0
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	0	0	0	0	0	0
1	1	0	0	1	0	1
1	1	1	1	1	1	1



3-6

6-to-64-Line Decoder

Type in text
For output size?

Step 1) $k = n = 6$


Step 2) k is even $\rightarrow k/2 = 6/2 = 3$. Use $2^6 = 64$ AND gates driven by two decoders of output size $2^k = 2^3 = 8$.

Step 1) $k = n = 3$

Step 2) k is odd $\rightarrow (k+1)/2 = 4/2 = 2$ and $(k-1)/2 = 2/2 = 1$. Use $2^3 = 8$ AND gates driven by a decoder of output size $2^2 = 4$ and a decoder of output size $2^1 = 2$.

Step 1) $k = n = 2$

Step 2) k is even $\rightarrow k/2 = 2/2 = 1$. Use $2^2 = 4$ AND gates driven by two decoders of output size $2^1 = 2$.



3-7

VHDL Models for a 2-to-4-Line Decoder

B-8

-- 2-to-4-Line Decoder with Enable: Structural VHDL Description

```
library ieee, lcf_vhdl;
use ieee.std_logic_1164.all, lcf_vhdl.func_prims.all;
entity decoder_2-to-4-w-enable is
    port (EN, A0, A1: in std-logic;
          D0, D1, D2, D3: out std-logic);
end decoder_2-to-4-w-enable;
```

architecture structural_1 of decoder_2-to-4-w-enable is

component NOT1

```
port (in1: in std-logic;
      out1: out std-logic);
```

end component;

component AND2

```
port (in1, in2: in std-logic; out1: out std-logic);
```

```
out1: out std-logic);
```

end component;

signal A0-n, A1-n, N0, N1, N2, N3: std-logic;

begin

```
g0: NOT1 port map (in1 => A0, out1 => A0-n);
```

```
g1: NOT1 port map (in1 => A1, out1 => A1-n);
```

```
g2: AND2 port map (in1 => A0-n, in2 => A1-n, out1 => N0);
```

```
g3: AND2 port map (in1 => A0, in2 => A1-n, out1 => N1);
```

```
g4: AND2 port map (in1 => A0-n, in2 => A1, out1 => N2);
```

```
g5: AND2 port map (in1 => A0, in2 => A1, out1 => N3);
```

```
g6: AND2 port map (in1 => EN, in2 => N0, out1 => D0);
```

```
g7: AND2 port map (in1 => EN, in2 => N1, out1 => D1);
```

```
g8: AND2 port map (in1 => EN, in2 => N2, out1 => D2);
```

```
g9: AND2 port map (in1 => EN, in2 => N3, out1 => D3);
```

end structural_1;

3-8

Verilog Models for a 2-to-4-Line Decoder

// 2-to-4-Line Decoder with Enable: Structural Verilog Desc.

```
module decoder_2_to_4_st_v (EN, AO, AI, DO, D1, D2, D3);  
    input EN, AO, AI;  
    output DO, D1, D2, D3;
```

wire AO_n, AI_n, NO, N1, N2, N3;

not

```
g0 (AO_n, AO);
```

```
g1 (AI_n, AI);
```

and

```
g3 (NO, AO_n, AI_n);
```

```
g4 (N1, AO, AI_n);
```

```
g5 (N2, AO_n, AI);
```

```
g6 (N3, AO, AI);
```

```
g7 (DO, NO, EN);
```

```
g8 (D1, N1, EN);
```

```
g9 (D2, N2, EN);
```

```
g10 (D3, N3, EN);
```

endmodule

// 2-to-4-Line Decoder with Enable: Dataflow Verilog Desc.

```
module decoder_2_to_4_df_v (EN, AO, AI, DO, D1, D2, D3);
```

input EN, AO, AI;

output DO, D1, D2, D3;

```
assign DO = EN & ~AI & ~AO;
```

```
assign D1 = EN & ~AI & AO;
```

```
assign D2 = EN & AI & ~AO;
```

```
assign D3 = EN & AI & AO;
```

endmodule

3 - 7 cont'd

-- 2-to-4-Line Decoder: Dataflow VHDL Description

-- Use library, use, and entity entries from 2-to-4-decoder.st;

architecture dataflow_1 of decoder_2-to-4-w-enable is

signal AO_n, AI_n: std-logic;

begin

AO_n <= not AO;

AI_n <= not AI;

D0 <= AO_n and AI_n and EN;

D1 <= AD and AI_n and EN;

D2 <= AO_n and AI and EN;

D3 <= AO and AI and EN;


end dataflow_1;

3-9 Decoder and OR-Gate Implementation of a Binary Adder Bit

	X	Y	Z	C	S		
m_0	0	0	0	0	0	\bar{Z}	\bar{S}
m_1	0	0	1	0	1	\bar{Y}	\bar{C}
m_2	0	1	0	0	1	\bar{X}	
m_3	0	1	1	1	0		
m_4	1	0	0	0	1		
m_5	1	0	1	1	0		
m_6	1	1	0	1	0		
m_7	1	1	1	1	1		


$$S(X, Y, Z) = \sum m(1, 2, 4, 7)$$

$$C(X, Y, Z) = \sum m(3, 5, 6, 7)$$



3-10 64-to-1-Line Multiplexer

$n=6$. This will require a 6-to-64-line decoder and a 64×2 AND-OR gate.




$$\text{gate-input cost} = 182 + 128 + 64 = 374$$

3-11

4-to-1-Line Quad Multiplexer

$n=2$. The implementation requires a 2-to-4-Line decoder and four 4×2 AND-OR gates.



$$\text{gate-input cost} = 10 + 32 + 16 = 58$$

3-12

VHDL Models for a 4-to-1 Multiplexer

-- 4-to-1-Line Multiplexer: Structural VHDL Description

library ieee, lcf-vhdl;

use ieee.std_logic_1164.all, lcf-vhdl.func-prims.all;

entity multiplexer_4-to-1_st is

port (S: in std_logic_vector (0 to 1);

I: in std_logic_vector (0 to 3);

Y: out std_logic);

end multiplexer_4-to-1_st;

architecture structural_2 of multiplexer_4-to-1_st is

component NOT1

port (in1: in std_logic;

out1: out std_logic);

end component;

component AND2

port (in1, in2: in std_logic;

out1: out std_logic);

end component;

component OR4

port (in1, in2, in3, in4: in std_logic;

out1: out std_logic);

end component;

signal S_n: std_logic_vector (0 to 1);

signal D, N: std_logic_vector (0 to 3);

begin

g0: NOT1 port map (S(0), S_n(0));

g1: NOT1 port map (S(1), S_n(1));

g2: AND2 port map (S_n(1), S_n(0), D(0));

g3: AND2 port map (S_n(1), S(0), D(1));

g4: AND2 port map (S(1), S_n(0), D(2));

g5: AND2 port map (S(1), S(0), D(3));

3-12 cont'd

```
g6: AND2 port map (D(0), I(0), N(0));  
g7: AND2 port map (D(1), I(1), N(1));  
g8: AND2 port map (D(2), I(2), N(2));  
g9: AND2 port map (D(3), I(3), N(3));  
g10: OR4 port map (N(0), N(1), N(2), N(3), Y);  
end structural_2;
```

-- 4-to-1-Line MUX: Conditional Datapath VHDL Description

-- Using When-Else

```
library ieee;  
use ieee.std_logic_1164.all;  
entity multiplexer_4_to_1_we is  
port ( S: in std_logic_vector (1 downto 0);  
       I: in std_logic_vector (3 downto 0);  
       Y: out std_logic );  
end multiplexer_4_to_1_we;
```

architecture function_table of multiplexer_4_to_1_we is
begin

```
Y <= I(0) when S = "00" else  
I(1) when S = "01" else  
I(2) when S = "10" else  
I(3) when S = "11" else  
'X';
```

end Function_table;

3-13

Verilog Models For a 4-to-1-Line Multiplexer

// 4-to-1-Line Multiplexer: Structural Verilog Description

module multiplexer_4-to-1_st_v (S, I, Y);

 input [1:0] S;

 input [3:0] I;

 output Y;

 wire [1:0] not_S;

 wire [0:3] D, N;

not

 g0 (not_S[0], S[0]);

 g1 (not_S[1], S[1]);

and

 g0 (D[0], not_S[1], not_S[0]),

 g1 (D[1], not_S[1], S[0]),

 g2 (D[2], S[1], not_S[0]),

 g3 (D[3], S[1], S[0]),

 g0 (N[0], D[0], I[0]),

 g1 (N[1], D[1], I[1]),

 g2 (N[2], D[2], I[2]),

 g3 (N[3], D[3], I[3]);

or

 g0 (Y, N[0], N[1], N[2], N[3]);

end module

3-12 cont'd

-- 4-to-1-Line Mux: Conditional Dataflow VHDL Description

-- Using with Select

library ieee;

use ieee.std-logic-1164.all;

entity multiplexer_4-to-1-ws is

port (S: in std-logic-vector (1 downto 0);

I: in std-logic-vector (3 downto 0);

Y: out std-logic);

end multiplexer_4-to-1-ws;

architecture function-table_ws of multiplexer_4-to-1-ws is
begin

with S select

Y <= I(0) when "00",

I(1) when "01",

I(2) when "10",

I(3) when "11",

'X' when others;

end function_table_ws;

3-13 cont'd

// 4-to-1 Line Multiplexer: Dataflow Verilog Description
module multiplexer_4-to-1_dp-v (S, I, Y);
 input [1:0] S;
 input [3:0] I;
 output Y;

 assign Y = (~S[1] & ~S[0] & I[0]) | (~S[1] &
 S[0] & I[1]) | (S[1] & ~S[0] & I[2]) |
 (S[1] & S[0] & I[3]);
end module

// 4-to-1 Line Multiplexer: Dataflow Verilog Description
module multiplexer_4-to-1_cp-v (S, I, Y);
 input [1:0] S;
 input [3:0] I;
 output Y;

 assign Y = (S == 2'b00) ? I[0] :
 (S == 2'b01) ? I[1] :
 (S == 2'b10) ? I[2] :
 (S == 2'b11) ? I[3] : 1'bX;
end module

// 4-to-1 Line Multiplexer: Dataflow Verilog Description
module multiplexer_4-to-1_tf-v (S, I, Y);
 input [1:0] S;
 input [3:0] I;
 output Y;

 assign Y = S[1] ? (S[0] & I[3] : I[2]) :
 (S[0] ? I[1] : I[0]);
end module


3-14

Security System Sensor Selection using Multiplexers

Some of the sensors can be connected to multiplexer inputs and some directly to microcontroller inputs. One possible solution that minimizes the number of multiplexers is to use two 8-to-1 multiplexers, each connected to a microcontroller input. The two multiplexers handle 16 sensors and require three microcontroller outputs as selection inputs. Since there are 15 sensor outputs, the unused 16th multiplexer input can be attached to 0. The number of microcontroller input/outputs used is $2+3=5$.

3-15


Multiplexer Implementation of a Binary Adder Bit



$$(S_2 S_1 S_0) + (I_{0,0} I_{0,1} I_{1,0} I_{1,1}) = Y$$

3-16

Alternative Multiplexer Implementation of a Binary Adder Bit




3-17

Multiplexer Implementation of 4-Variable Function

$$F(A, B, C, D) = \sum m(1, 3, 4, 11, 12, 13, 14, 15)$$

	A	B	C	D	F
m ₀	0	0	0	0	0
m ₁	0	0	0	1	1
m ₂	0	0	1	0	0
m ₃	0	0	1	1	1
m ₄	0	1	0	0	1
m ₅	0	1	0	1	0
m ₆	0	1	1	0	0
m ₇	0	1	1	1	0
m ₈	1	0	0	0	0
m ₉	1	0	0	1	1
m ₁₀	1	0	1	0	0
m ₁₁	1	0	1	1	1
m ₁₂	1	1	0	0	1
m ₁₃	1	1	0	1	1
m ₁₄	1	1	1	0	1
m ₁₅	1	1	1	1	1



3-18

Design of a BCD-to-Seven-Segment Decoder

	BCD Input				Seven-Segment Decoder						
	A	B	C	D	a	b	c	d	e	f	g
m_0	0	0	0	0	1	1	1	1	1	1	0
m_1	0	0	0	1	0	1	1	0	0	0	0
m_2	0	0	1	0	1	1	0	1	1	0	1
m_3	0	0	1	1	1	1	1	1	0	0	1
m_4	0	1	0	0	0	1	1	0	0	1	1
m_5	0	1	0	1	1	0	1	1	0	1	1
m_6	0	1	1	0	1	0	1	1	1	1	1
m_7	0	1	1	1	1	1	1	0	0	0	0
m_8	1	0	0	0	1	1	1	1	1	1	1
m_9	1	0	0	1	1	1	1	0	1	1	1
All other inputs					0	0	0	0	0	0	0

0000	0001	0011	0010
0 1 0100 4 0 1100 12 0 1000 2 1	1 0 0101 5 1 1101 13 0 1001 9 1	3 1 0111 7 1 1111 15 0 1011 11 0	2 1 0110 6 1 1110 14 0 1010 10 0

0,2 2,3,6,7 5,7 8,9

0000	0010	0101	1000
0010	0011	0111	1001
0110	0111	1111	1010

$\bar{A}BD$ $\bar{D}AC$ $\bar{A}\bar{B}D$ $A\bar{B}\bar{C}$

$$\alpha = \bar{A}C + \bar{A}BD + \bar{A}\bar{B}\bar{D} + A\bar{B}\bar{C}$$

3-18 cont'd

	0000	0001	0011	0010
0	1	1	1	2
1	0100	0101	0111	0110
2	1100	1101	1111	1110
3	1	0	1	0
4	5	7	6	0
5	1	1	1	0
6	12	13	15	14
7	0	0	0	0
8	1000	1001	1011	1010
9	1	1	0	0
10			"	10
11			0	0

0, 1, 2, 3

0000
0001
0010
0011

0, 1, 8, 9

0000
0001
1000
1001

0, 4

0000
0100

3, 7

0111
0110

$\bar{A} \bar{C} \bar{D}$

$\bar{A} C D$

$\bar{A} \bar{B}$

$\bar{B} \bar{C}$

$\bar{A} \bar{C} \bar{D}$

$\bar{A} C D$

$\bar{A} C D$

$\bar{A} C D$

	0000	0001	0011	0010
0	1	1	1	2
1	0100	0101	0111	0110
2	1100	1101	1111	1110
3	1	1	1	1
4	5	7	6	0
5	1	1	1	1
6	12	13	15	14
7	0	0	0	0
8	1000	1001	1011	1010
9	1	1	0	0
10			"	10
11			0	0

0, 1, 8, 9

0000
0001
1000
1001

= 4, 5, 6, 7

0100
0101
0110
0111

1, 3, 5, 7

0001
0011
0101
0111

$\bar{B} \bar{C}$

$\bar{A} \bar{B}$

$\bar{A} D$

$C = \bar{B} \bar{C} + \bar{A} B + \bar{A} D$

3-19

Unsigned Binary Subtraction by 2s Complement Subtract

implies correction needed

Borrows into: 10011110Minuend: 01⁰~~1~~0~~0~~~~0~~00 100Subtrahend: -10010110 150
11001110 206
$$\begin{array}{r} 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \\ \times \quad \cancel{0} \quad \cancel{0} \quad \cancel{0} \quad \cancel{0} \quad \cancel{0} \quad 0 \\ \hline 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \quad 1 \end{array}$$

Initial Result - 11001110

Final Result -00110010

result is negative

3-20

Unsigned Binary Subtraction by 2s Complement Addition

$$X = 1010100, Y = 1000011$$

$$X = \begin{smallmatrix} 1 & 1 & 1 \\ 1010100 \end{smallmatrix}$$

$$2s \text{ of } Y = + \begin{smallmatrix} 0 & 1 & 1 & 1 & 1 & 0 & 1 \end{smallmatrix}$$

$$\text{Sum} = \begin{smallmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \end{smallmatrix}$$

end carry

$$\text{Discard end carry } 2^7 - \begin{smallmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{smallmatrix}$$

$$00010001$$

$$Y = \begin{smallmatrix} 1 & 0 & 0 & 0 & 0 & 1 & 1 \end{smallmatrix}$$

$$2s \text{ of } X = \begin{smallmatrix} 0 & 1 & 0 & 1 & 1 & 0 & 0 \end{smallmatrix}$$

$$\text{Sum} = \begin{smallmatrix} 1 & 1 & 0 & 1 & 1 & 1 \end{smallmatrix}$$



There is no end carry

Answer: $X - Y$

$$0010001$$

Answer: $Y - X = -(\text{2s complement of } 1101111)$

$$= -0010001$$

3-18 cont'd

0000	0001	0011	0010
0 1 0100	0 1 0101	3 1 0111	2 1 0110
4 0 1100	5 1 1101	7 0 1111	6 1 1110
12 0 1000	13 0 1001	15 0 1011	14 0 1010
8 1 1000	9 0 1001	11 0 1011	10 0 1010

76
84
21

$$\begin{array}{c} 0,8 \\ \boxed{0000} \\ | \\ 1000 \end{array} \quad \begin{array}{c} 5 \\ 0101 \end{array} \quad \begin{array}{c} 2,3 \\ \boxed{0010} \\ | \\ 0011 \end{array} \quad \begin{array}{c} 2,6 \\ \boxed{0010} \\ | \\ 0110 \end{array} \quad \begin{array}{c} 8,9 \\ \boxed{1000} \\ | \\ 1001 \end{array}$$

$\bar{B}\bar{C}\bar{D}$ $\bar{A}\bar{B}\bar{C}\bar{D}$ $\bar{A}\bar{B}\bar{C}$ $\bar{A}\bar{C}\bar{D}$ $A\bar{B}\bar{C}$

$$d = \underline{\bar{B}\bar{C}\bar{D}} + \underline{\bar{A}\bar{B}\bar{C}\bar{D}} + \underline{\bar{A}\bar{B}\bar{C}} + \underline{\bar{A}\bar{C}\bar{D}} + \underline{A\bar{B}\bar{C}}$$

0000	0001	0011	0010
0 1 0100	0 1 0101	3 0 0111	2 1 0110
4 0 1100	5 0 1101	7 0 1111	6 1 1110
12 0 1000	13 0 1001	15 0 1011	14 0 1010
8 1 1000	9 0 1001	11 0 1011	10 0 1010

76
84
21

$$\begin{array}{c} 0,8 \\ \boxed{0000} \\ | \\ 1000 \end{array} \quad \begin{array}{c} 2,6 \\ \boxed{0010} \\ | \\ 0110 \end{array}$$

$\bar{B}\bar{C}\bar{D}$ $\bar{A}\bar{C}\bar{D}$

$$e = \underline{\bar{B}\bar{C}\bar{D}} + \underline{\bar{A}\bar{C}\bar{D}}$$

16/8
2

0000	0001	0011	0010
0	1	3	2
0100	0101	0111	0110
4	5	7	6
1100	1101	1111	1110
12	13	15	14
0	0	0	0
1000	1001	1011	1010
8	9	11	10
1	1	0	0

0,4

 $\begin{smallmatrix} 0000 \\ 0100 \end{smallmatrix}$ $\bar{A}\bar{C}D$

4,5

 $\begin{smallmatrix} 0100 \\ 0101 \end{smallmatrix}$ $\bar{A}B\bar{C}$

4,6

 $\begin{smallmatrix} 0100 \\ 0110 \end{smallmatrix}$ $\bar{A}B\bar{D}$

8,9

 $\begin{smallmatrix} 1000 \\ 1001 \end{smallmatrix}$ $A\bar{B}\bar{C}$

$$f = \underline{\bar{A}\bar{C}D} + \underline{\bar{A}B\bar{C}} + \underline{\bar{A}B\bar{D}} + \underline{A\bar{B}\bar{C}} + \underline{0\bar{B}A\bar{A}} + \underline{0\bar{B}\bar{A}\bar{A}} = b$$

16/8
2-1

0000	0001	0011	0010
0	1	3	2
0	0	1	1
0100	0101	0111	0110
4	5	7	6
1100	1101	1111	1110
12	13	15	14
0	0	0	0
1000	1001	1011	1010
8	9	11	10
1	1	0	0

2,3

 $\begin{smallmatrix} 0010 \\ 0011 \end{smallmatrix}$ $\bar{A}\bar{B}C$

2,6

 $\begin{smallmatrix} 0010 \\ 0110 \end{smallmatrix}$ $\bar{A}C\bar{D}$

4,5

 $\begin{smallmatrix} 0100 \\ 0101 \end{smallmatrix}$ $\bar{A}B\bar{C}$

8,9

 $\begin{smallmatrix} 1000 \\ 1001 \end{smallmatrix}$ $A\bar{B}\bar{C}$

$$g = \underline{\bar{A}\bar{B}C} + \underline{\bar{A}C\bar{D}} + \underline{\bar{A}B\bar{C}} + \underline{A\bar{B}\bar{C}} = s$$

3-21

Signed Binary Addition Using 2s Complement

$$\begin{array}{r}
 +6 \quad 00000110 \\
 +13 \quad \underline{00001101} \\
 +19 \quad 00010011
 \end{array}
 \quad
 \begin{array}{r}
 \text{discarded} \\
 -6 \rightarrow ① \\
 +13 \\
 +7
 \end{array}
 \quad
 \begin{array}{r}
 1111010 \\
 00001101 \\
 00000111
 \end{array}$$

$$\begin{array}{r}
 +6 \quad 00000110 \\
 -13 \quad \underline{+11110011} \\
 -7 \quad 11111001
 \end{array}
 \quad
 \begin{array}{r}
 \text{discarded} \\
 -6 \rightarrow ① \\
 -13 \\
 -7
 \end{array}
 \quad
 \begin{array}{r}
 1111010 \\
 11110011 \\
 11101101
 \end{array}$$

3-22

Signed Binary Subtraction Using 2s Complement

$$\begin{array}{r}
 -6 \quad 11111010 \\
 -(-13) \quad \underline{-11110011} \\
 +7
 \end{array}
 \quad
 \begin{array}{r}
 \text{discarded} \\
 ① \\
 +00001101
 \end{array}
 \quad
 \begin{array}{r}
 11111010 \\
 00001101 \\
 00000111
 \end{array}$$

$$\begin{array}{r}
 +6 \quad 00000110 \\
 -(-13) \quad \underline{-11110011} \\
 +19
 \end{array}
 \quad
 \begin{array}{r}
 00000110 \\
 +00001101 \\
 00010011
 \end{array}$$

3-23

Electronic Scale Feature

a) What arithmetic logic is required?

A: The scale is measuring the gross weight. The displayed result is the net weight. So a subtractor is needed to form:

$$\text{Net Weight} = \text{Gross Weight} - (\text{stored}) \text{Tare Weight}$$

b) How many bits are required for the operands, assuming the gross weight capacity of the scale is 2200 grams with one gram as the smallest unit?

Assuming the weights and the subtraction are in binary, 12 bits are required to represent 2200 grams.

□ Why? →

IF they are represented in BCD, then $2 + 3 \times 4 = 14$ bits are required.

3-24

Hierarchical VHDL for a 4-Bit Ripple Carry Adder

-- 4-bit Adder: Hierarchical Dataflow / Structural

library ieee;

use ieee.std_logic_1164.all;

entity half_adder is

port (x, y : in std_logic;

s, c : out std_logic);

end half_adder;

architecture dataflow_3 of half_adder is

begin

s <= x xor y;

c <= x and y;

end dataflow_3;

library ieee;

use ieee.std_logic_1164.all;

entity full_adder is

port (x, y, z : in std_logic;

s, c : out std_logic);

end full_adder;

3-24 cont'd

architecture struc-dataflow_3 of full-adder is

```
component half-adder
    port (x, y: in std-logic;
          s, c: out std-logic);
end component;
signal hs, hc, tc: std-logic;
begin
    HA1: half-adder
        port map (x, y, hs, hc);
    HA2: half-adder
        port map (hs, z, s, tc);
        c <= tc or hc;
end struc-dataflow_3;
```

library ieee;

use ieee.std-logic_1164.all;

entity adder_4 is

```
port (B, A: in std-logic-vector(3 downto 0);
      CO: in std-logic;
      S: out std-logic-vector(3 downto 0);
      C4: out std-logic);
```

end adder_4;

E

3-25

Behavioral VHDL for a 4-Bit Ripple Carry Adder

-- 4-bit Adder: Behavioral Description

library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_unsigned.all;

entity adder_4-b is

port (B, A : in std_logic_vector (3 downto 0);

CO : out std_logic;

S : out std_logic_vector (3 downto 0);

C4 : out std_logic);

end adder_4-b;

architecture behavioral of adder_4-b is

signal sum : std_logic_vector (4 downto 0);

begin

sum <= ('0' & A) + ('0' & B) + ("0000" & CO);

C4 <= sum(4);

S <= sum(3 downto 0);

end behavioral;

3-24 cont'd

architecture structural-4 of adder-4 is
component full-adder
port (x, y, z : in std-logic;
s, c : out std-logic);
end component;
signal c : std-logic-vector (4 downto 0);
begin
Bit0 : full-adder
port map (B(0), A(0), C(0), S(0), C(1));
Bit1 : full-adder
port map (B(1), A(1), C(1), S(1), C(2));
Bit2 : full-adder
port map (B(2), A(2), C(2), S(2), C(3));
Bit3 : full-adder
port map (B(3), A(3), C(3), S(3), C(4));
C(0) <= C0;
C4 <= C(4);
end structural-4;

full-adder-4(KA, CO, S, C):
input [3:0] KA;
input CO;
output [3:0] S;
output C4;

wire [3:0] S;

full-adder-4(KA(0) KA(1) CO S(0) C(1))

S(1)(KA(2) KA(3) C(1) S(1) C(2))

C(2)(KA(4) KA(5) C(2) S(2) C(3))

end module

3-26

Hierarchical Verilog for a 4-Bit Ripple Carry Adder

// 4-bit Adder : Hierarchical Datatow / Structural

```
module half-adder-v (x, y, s, c);
```

```
    input x, y;
```

```
    output s, c;
```

```
    assign s = x ^ y;
```

```
    assign c = x & y;
```

```
endmodule
```

```
module full-adder-v (x, y, z, s, c);
```

```
    input x, y, z;
```

```
    output s, c;
```

```
    wire hs, hc, tc;
```

```
    half-adder-v HAI (x, y, hs, hc),
```

```
    HAZ (hs, z, s, tc);
```

```
    assign c = tc | hc;
```

```
endmodule
```

```
module adder_4-v (B, A, CO, S, C4);
```

```
    input [3:0] B, A;
```

```
    input CO;
```

```
    output [3:0] S;
```

```
    output C4;
```

```
    wire [3:1] C;
```

```
    full-adder-v Bit0 (B[0], A[0], CO, S[0], C[1]),
```

```
        Bit1 (B[1], A[1], C[1], S[1], C[2]),
```

```
        Bit2 (B[2], A[2], C[2], S[2], C[3]),
```

```
        Bit3 (B[3], A[3], C[3], S[3], C4);
```

```
endmodule
```

3-27

Behavioral Verilog for a 4-bit Ripple Carry Adder

// 4-bit Adder: Behavioral Verilog Description

```
module adder_4-b-v (A,B,CO,S,C4);
```

```
    input [3:0] A,B;
```

```
    input CO;
```

```
    output [3:0] S;
```


```
    output C4;
```

```
    assign {C4,S} = A+B+CO;
```

```
endmodule
```

3-28

Contraction of Full-Adder Equations



$$\begin{aligned}S_i &= A_i \oplus B_i \oplus C_i \\&= A_i \oplus 1 \oplus C_i \\&= \overline{A_i \oplus C_i}\end{aligned}$$

$$\begin{aligned}C_{i+1} &= A_i B_i + A_i C_i + B_i C_i \\&= A_i \cdot 1 + A_i C_i + 1 \cdot C_i \\&= A_i (\cancel{1+C_i}) + C_i \\&= A_i + C_i\end{aligned}$$

Suppose this circuit is used in place of each of the four full adders in a 4-bit ripple carry adder. Instead of $S = A + B + C_0$, the computation being performed is $S = A + 1111 + C_0$.

In 2s complement, this computation is $S = A - 1 + C_0$.

If $C_0 = 0$, this implements the decrement operation $S = A - 1$, using considerably less logic than a 4-bit addition or subtraction.