





W3 L2 2-26-18 Binary Numbers, Logical Gates

Recap of Last Lec


- History of Computers video
- Big/slow/expensive → smaller/faster/cheaper over time
- Number Systems (briefly)





**In Class Exercise** Design a Multiprocessor Chip

- On gridpoints you can place a CPU or you can pass a wire to connect them




- Think of the classroom as an integrated circuit where each one of you is a processor
  - Everyone write a number 0-10 on a piece of paper
  - The sum will have range 0 to 400 (assume 40 students)
- Problem: determine a way to find the sum quickly

- A slow method would be to visit each processor one at a time and add up the numbers. This would take 40 steps and only one processor would be active at a time.

- Now assume the grid is  $n \times n$  processors w/ wires between adjacent processors
- To add  $n^2$  numbers:

Algorithm 1




$$O(n^2)$$

"as though you have a factory of 1,000 employees where only 1 works at a time"

$$\text{Speedup} = \frac{\text{Unimproved time}}{\text{improved time}}$$

$$\rightarrow \text{Speedup} = \frac{O(n^2)}{O(n^2)} = 1 \rightarrow \begin{array}{l} \text{time it would take w/ one CPU} \\ \rightarrow \text{no speedup} \\ \rightarrow \text{bad algorithm} \end{array}$$

Algorithm 2



$$O((n-1)+(n-1)) = O(2n-2) = O(n)$$


"each row ~~adds~~ passes number to the row behind it at the same time. first row 1, then row 2, etc"

$$\text{speedup} = \frac{O(n^2)}{O(n)} = n \rightarrow \text{slightly improved algorithm}$$

"you hired 100 employees and got 10 times speed improvement!"

Chip Diameter = shortest distance between two points that are farthest apart  
 → lower bound on time complexity of solving any problem


For previous architecture:




→ chip diameter is  $O((n-1) + (n-1)) = O(2n-2) = O(n)$  steps  
 $\therefore$  best solution is  $O(n)$

New Architecture

Stepping back from a computer architecture point of view, the fastest way to add  $n$  numbers is in  $\log n$  steps with a binary tree



We can add binary tree wire interconnections to the grid of processors (to each row and column)



To add  $n^2$  numbers:  
 $O(2(\log n)) = O(\log n)$

- Therefore it takes  $\log n$  steps to add the numbers in one column

- speedup =  $\frac{O(n^2)}{O(\log n)}$  → Is this optimal? Optimal would be  $O(n^2)$ , so we're off by a factor of  $O(\log n)$ , so not bad

- diameter =  $O(2(\log n)) = O(\log n)$  → ∴ "diameter optimal" at all


Importance of example on previous page: interconnection networks have a big impact on how past things are done  
high level / advanced perspective

Break


## Number Systems

- Decimal 0, 1, 2, ..., 9
- Octal 0, ..., 7
- Binary 0, 1

Counting Up in Decimal



Counting Up in Binary




To represent up to  $n-1$  in binary, need  $\log n$  bits

## Powers of Two

$2^1 = 2$		$\vdots$	
$2^2 = 4$	gigabyte	$[ 2^{30} = 1,073,741,824$	
$2^3 = 8$		$\vdots$	
$2^4 = 16$	terabyte	$[ 2^{40} = 1,099,511,627,776$	
$2^5 = 32$		$\vdots$	
$2^6 = 64$		$\vdots$	
$2^7 = 128$	babbabyte	$[ 2^{64} = 18,446,744,073,709,551,616$	
$2^8 = 256$			
$2^9 = 512$			
$2^{10} = 1024$			
$2^{11} = 2048$			
$2^{12} = 4096$			
$2^{13} = 8192$			
$2^{14} = 16,384$			
$2^{15} = 32,768$			
$2^{16} = 65,536$			
$2^{17} = 131,072$			
$2^{18} = 262,144$			
$2^{19} = 524,288$			
$2^{20} = 1,048,576$			

For A 32 bit register  $\rightarrow$  largest # it can hold is  $2^{32} - 1$   
 $= 4,294,967,296 - 1$



## Basic Logic Gates for Binary Numbers

---

### NOT Gate

$$0 \rightarrow 1$$

$$1 \rightarrow 0$$

inverts the input bit to an opposite bit

### AND Gate $a \cdot b$

$$0 \rightarrow 0$$

$$1 \rightarrow 0$$

$$0 \rightarrow 0$$

$$1 \rightarrow 1$$

produces an output of 1 when both of its inputs are 1

### OR Gate $a + b$

$$0 \rightarrow 1$$


$$1 \rightarrow 1$$

$$0 \rightarrow 0$$


$$1 \rightarrow 1$$

produces an output of 1 when one or more of its inputs are 1


NAND Gate ("not and")  $\overline{a \cdot b}$



NOR Gate ("not or")  $\overline{a + b}$



XOR Gate ("exclusive or")  $a \oplus b$




Truth Table for the Basic Logic Gates


b	a	$a \cdot b$	$a + b$	$\overline{a \cdot b}$	$\overline{a + b}$	$a \oplus b$	$\overline{a \oplus b}$
		AND	OR	NAND	NOR	XOR	XNOR
0	0	0	0	1	1	0	1
0	1	0	1	1	0	1	0
1	0	0	1	1	0	1	0
1	1	1	1	0	0	0	1

a	$\bar{a}$
0	1
1	0


XNOR Gate  $\overline{a \oplus b}$   
"exclusive nor"




Universal Set : set of logic gates which can be used to create any digital circuit; can implement NOT, OR, and AND



→ universal set



→ universal set




→ universal set

### Simple Binary Addition

$$\begin{array}{r}
 110 \\
 + 010 \\
 \hline
 110
 \end{array}$$


each column is a  
3 bit adder

A 3 bit adder is called a Full Adder (F.A.)



Example


Design a 3 bit adder (aka Full Adder).



Cin	b	a	S	Cout
x <sub>0</sub>	0	0	0	0
x <sub>1</sub>	0	0	1	0
x <sub>2</sub>	0	1	0	0
x <sub>3</sub>	0	1	1	1
x <sub>4</sub>	1	0	0	1
x <sub>5</sub>	1	0	1	0
x <sub>6</sub>	1	1	0	1
x <sub>7</sub>	1	1	1	1

$$\text{sum}_{\text{true}} = \overline{\text{Cin}} \overline{b} \overline{a} + \overline{\text{Cin}} b \overline{a} + \text{Cin} \overline{b} \overline{a} + \text{Cin} b \overline{a}$$

$$\text{Cout}_{\text{true}} = \overline{\text{Cin}} b a + \text{Cin} \overline{b} a + \text{Cin} b \overline{a} + \text{Cin} b a$$



### Procedure to design a circuit:

- ① Draw box diagram with circuit name and determine inputs and outputs
- ② Write out truth table with outputs for all possible inputs
- ③ Write out sum of products ( $\Sigma \Pi$ ) or product of sums ( $\Pi \Sigma$ ) for each output
- ④ Draw the circuit (AND, OR, NOT implementation)


W4 L3 3-5-18 Boolean Algebra, Circuit Simplification

In Class Exercise

Prove NAND gate is universal (Gate Conversion)


NOT

$$\overline{A \cdot A} = \overline{A}$$




OR

$$\overline{(\overline{A \cdot A})(\overline{B \cdot B})} = \overline{\overline{A} \cdot \overline{B}} = A + B$$



AND

$$\begin{aligned} \overline{(\overline{A \cdot B})(\overline{A \cdot B})} &= \overline{(A \cdot B)} + \overline{(A \cdot B)} \\ &= (A \cdot B) + (A \cdot B) \\ &= A \cdot B \end{aligned}$$



Another way to simplify this:

$$\overline{(\overline{A \cdot B})(\overline{A \cdot B})} = \overline{(A \cdot B)} = A \cdot B$$

## Basic Identities of Boolean Algebra

$$1. \quad X + 0 = X$$

$$2. \quad X \cdot 1 = X$$

$$3. \quad X + 1 = 1$$

$$4. \quad X \cdot 0 = 0$$

$$5. \quad X + X = X$$

$$6. \quad X \cdot X = X$$

$$7. \quad X + \bar{X} = 1$$

$$8. \quad X \cdot \bar{X} = 0$$

$$9. \quad \underline{\underline{X}} = X$$

these are the  
"dual" of the column  
on the left

$$10. \quad X + Y = Y + X$$

$$11. \quad XY = YX$$

Commutative

$$12. \quad X + (Y + Z) = (X + Y) + Z$$

$$13. \quad X(YZ) = (XY)Z$$

Associative

$$14. \quad X(Y + Z) = XY + XZ$$

$$15. \quad X + YZ = (X + Y)(X + Z)$$

Distributive


$$16. \quad \underline{\underline{X+Y}} = \bar{X} \cdot \bar{Y}$$

$$16. \quad \underline{\underline{X \cdot Y}} = \bar{X} + \bar{Y}$$

DeMorgan's

$$\begin{aligned} A + A \cdot C &= (A + A)(A + C) \\ &= A(A + C) \\ &= A \end{aligned}$$

dual: switch the AND's to OR's and vice versa;  
switch the 1's to 0's and vice versa



Design a Full Adder with NAND gates


$C_{in}$	$B$	$A$	$S$	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = \overline{C_{in}}\overline{B}\overline{A} + \overline{C_{in}}B\overline{A} + C_{in}\overline{B}\overline{A} + C_{in}BA$$

$$C_{out} = \overline{C_{in}}BA + C_{in}\overline{B}\overline{A} + C_{in}B\overline{A} + C_{in}BA$$

$$= AB + BC_{in} + AC_{in}$$

by K-map minimization technique






Design a Full Adder with NOR gates

Cin	B	A	S	Cout		C	A	B	Cout
0	0	0	0	0		0	0	0	0
0	0	1	1	0		0	1	0	0
0	1	0	1	0		0	0	1	0
0	1	1	0	1		1	0	1	0
1	0	0	1	0		0	1	0	1
1	0	1	0	1		1	0	1	1
1	1	0	0	1		1	0	0	1
1	1	1	1	1		1	1	1	1

$$S = \bar{C}_{in} \bar{B} A + \bar{C}_{in} B \bar{A} + C_{in} \bar{B} \bar{A} + C_{in} B A$$

$$Cout = AB + BC_{in} + AC_{in}$$




In Class Exercise

Prove NOR gate is universal (Gate Conversion)


NOT

$$\overline{A + A} = \bar{A}$$




OR

$$\begin{aligned}\overline{(A+B)} + \overline{(A+B)} &= \overline{\overline{(A+B)}} \cdot \overline{\overline{(A+B)}} \\ &= (A+B)(A+B) \\ &= A + B\end{aligned}$$



AND

$$\overline{(A+A)} + \overline{(B+B)} = \overline{\bar{A} + \bar{B}} = \bar{\bar{A}} \cdot \bar{\bar{B}} = A \cdot B$$



To prove a gate is universal is to prove you can use one or more of that type of gate to implement NOT, AND, and OR.

XOR → not universal

AND → not universal

If you can implement OR, NOT or AND, NOT then you can also implement the third gate to make a universal set.

By double complementing the gate you want to implement, you can simplify it algebraically with DeMorgan's law to see how to implement it with the other two.

$$\overline{A \cdot B} = \overline{\overline{A} + \overline{B}}$$

implemented with OR, NOT

$$\overline{A + B} = \overline{\overline{A} \cdot \overline{B}}$$

implemented with AND, NOT

UNIVERSAL

NOT UNIVERSAL

AND  
OR  
NOT


NAND  
NOR

NOT  
AND

XOR  
AND

**Example**

**Design a Full Adder**



	Cin	B	A	S	Cout
$m_0$	0	0	0	0	0
$m_1$	0	0	1	1	0
$m_2$	0	1	0	1	0
$m_3$	0	1	1	0	1
$m_4$	1	0	0	1	0
$m_5$	1	0	1	0	1
$m_6$	1	1	0	0	1
$m_7$	1	1	1	1	1

sum of products is equal to product of sums

$\Sigma \Pi$	$\Pi \Sigma$
- solve for 1 to find minterms	- solve for 0 to find maxterms
- complement inputs equal to 0	- complement inputs equal to 1

$$\begin{aligned}
 S &= \Sigma \Pi = m_1 + m_2 + m_4 + m_7 \quad \leftarrow \text{minterms} \\
 &= \cancel{\overline{C_{in}} \overline{B} A} + \cancel{\overline{C_{in}} B \overline{A}} + \cancel{C_{in} \overline{B} \overline{A}} + \cancel{C_{in} B A} \\
 &= \overline{C_{in}} \overline{B} A + \overline{C_{in}} B \overline{A} + C_{in} \overline{B} \overline{A} + C_{in} B A
 \end{aligned}$$

$$\begin{aligned}
 S &= \Pi \Sigma = (M_0)(M_3)(M_5)(M_6) \quad \leftarrow \text{maxterms} \\
 &= (C_{in} + B + A)(C_{in} + \overline{B} + \overline{A})(\overline{C_{in}} + B + \overline{A})(\overline{C_{in}} + \overline{B} + A)
 \end{aligned}$$


$$\begin{aligned}
 C_{out} &= \Sigma \Pi = m_3 + m_5 + m_6 + m_7 \quad \leftarrow \text{minterms} \\
 &= \overline{C_{in}} B A + \overline{C_{in}} \overline{B} A + C_{in} B \overline{A} + C_{in} B A
 \end{aligned}$$

$$\begin{aligned}
 C_{out} &= \Pi \Sigma = (M_0)(M_1)(M_2)(M_4) \quad \leftarrow \text{maxterms} \\
 &= (C_{in} + B + A)(C_{in} + B + \overline{A})(C_{in} + \overline{B} + A)(\overline{C_{in}} + B + A)
 \end{aligned}$$

Note: If all boxes in a K-map are 1, then the function is equal to 1


### K-map Minimization Technique

- one map for each output
- 2 variables  $\rightarrow$  map size is 4
- 3 variables  $\rightarrow$  map size is 8  $\rightarrow$  cylinder
- 4 variables  $\rightarrow$  map size is 16  $\rightarrow$  torus
- adjacent boxes have to differ by at most one bit  
 $\hookrightarrow$  reason for non-sequential ordering



carry ( $C_{out}$ )

000	001	011	010
0	0	1	0
100	101	111	110
4	5	7	6
0	1	1	1



1's correspond to minterms

$$\begin{array}{c} 3,7 \\ \boxed{011} \\ | \\ 111 \end{array} + \begin{array}{c} 5,7 \\ \boxed{101} \\ | \\ 111 \end{array} + \begin{array}{c} 6,7 \\ \boxed{110} \\ | \\ 111 \end{array}$$

BA      Cin A      Cin B

$$C_{out} = \Sigma \Pi = BA + Cin A + Cin B$$

$$\begin{array}{c} 0,1 \\ \boxed{000} \\ | \\ 001 \end{array} \cdot \begin{array}{c} 0,4 \\ \boxed{000} \\ | \\ 100 \end{array} \cdot \begin{array}{c} 0,2 \\ \boxed{000} \\ | \\ 010 \end{array}$$

$C_{in} + B$        $B + A$        $C_{in} + A$


$$C_{out} = \Pi \Sigma = (C_{in} + B)(B + A)(C_{in} + A)$$

## K-map Minimization Procedure

- ① Draw map size based on number of input variables
- ② Number the boxes (non-sequential b/c adjacent boxes can differ by maximum one bit)
- ③ Write out the binary equivalent of the box numbers
- ④ Fill in 1's corresponding to the minterms for this output
- ⑤ Identify rectangles of 1's that are powers of two in size, going from largest to smallest (16, 8, 4, 2, 1)
- ⑥ Do step 5 until all the boxes with 1's are covered
- ⑦ Write the expression for each rectangle (minterm) by comparing the bits in common between the boxes. When the bit in common is a 0, complement the input variable.

Sum ( $s$ )

000	001	011	010
0	1	3	2
0	1	0	1
100	101	111	110
4	5	7	6
1	0	1	0



Nightmare case



Can't minimize b/c no rectangles  
larger than one square

Don't Care Conditions: the output is neither 0 or 1; indicated by an X on the K-map


e.g. "if we had an adder that will not have a value higher than two, we wouldn't care about the higher order bits"

**In Class Exercise** Can you implement a full adder with XOR gates?


A: Yes, the boolean expression for sum is equal to the expression for a 3 variable XOR (aka the odd function).

$$S = A \oplus B \oplus C_{in} = A\bar{B}\bar{C}_{in} + \bar{A}B\bar{C}_{in} + \bar{A}\bar{B}C_{in} + ABC_{in}$$

2-input XOR gates



3-input XOR gates



Parity Bit: one way senders and receivers verify transmissions is by using a parity bit

- even parity  $\rightarrow$  even number of 1's

- odd parity  $\rightarrow$  odd number of 1's

- XOR is also used to generate the parity bit  
(XOR outputs 1 when the number of 1's is odd)

#### 4 Variable K-map

0000	0001	0011	0010
6	1	3	2
0100	0101	0111	0110
4	5	7	6
1100	1101	1111	1110
12	13	15	14
1000	1001	1011	1010
8	9	11	10

**Example**

Gate Propogation Delay of F.A. with 2-input XOR's vs. with 3-input XOR's

Assume all gates have the same amount of delay equal to 1.

□ Why?

Gate Propogation Delay

F.A. with 2-input XOR's

2 

F.A. with 3-input XOR's


1 

(just count the # of gates in shortest path to find delay)


**Example**

More restrictions on the number of inputs to gates results in more levels of gates

e.g.



vs.



W5 L4 3-12-18 Ripple Carry Adder, Carry Look Ahead Adder, Subtractor

**Example** Sum of products is equal to product of sums

$$\sum \Pi = \Pi \sum$$

Analogy: Assume the colors of the rainbow are Red, Orange, Yellow, Green, Blue, Purple.


- { - To get into the class you have to wear either blue or green.
- You should not wear red and orange and yellow and purple.

→ two ways of saying the same thing

$$\sum \Pi = B + G \quad \leftarrow \text{equal to 1}$$

$$\Pi \sum = (R)(O)(Y)(P) \quad \leftarrow \text{equal to 0}$$

Ripple Carry Adder: add two n bit numbers using n Full ("stupid adders") Adders



$$\begin{array}{r} & & & a_3, a_2, a_1, a_0 \\ & & & | \\ & & & 1 \ 0 \ 1 \ 1 \leftarrow A \\ & & & + 1 \ 1 \ 0 \ 1 \leftarrow B \\ \hline & & & b_3, b_2, b_1, b_0 \end{array}$$

## Ripple Carry Adder

- assume each adder has  $O(1)$  cycles

$$\hookrightarrow T = O(n) \quad (\text{time complexity})$$

- assume each adder takes  $O(1)$  space

$$\hookrightarrow S = O(n) \quad (\text{space complexity})$$

- Space time product

$$\hookrightarrow ST = O(n^2)$$

- Utilization factor

$$\hookrightarrow \text{only } \frac{1}{n}$$

$$\left( \text{total work} = \frac{n}{n^2} = \frac{1}{n} \right)$$

$\hookrightarrow$  only one full adder is active at a time, the rest are idle

$\hookrightarrow$  "as if you have a factory where you've hired 100 people and only one of them is working at a time"

## Subtraction Using 2s Complement (Subtraction by method of addition) (assumes regular binary representation)

Regular Algebra

$$A - B = A + (-B)$$

Binary

$$A - B = A + (\text{2's complement of } B)$$

$$\underline{\text{2's Complement of } B} = \underbrace{\text{1's Complement of } B + 1}_{\text{flip the bits}}$$

Example

$$5 - 2 = 5 + (-2)$$

$$\begin{array}{r} \downarrow \\ 101 \end{array} \quad \begin{array}{r} \downarrow \\ 010 \end{array}$$

Binary

$$\begin{array}{r} \downarrow \\ 10'1 \\ + 1 \\ \hline \end{array}$$

flip the bits

add 1

2's Complement

$$\begin{array}{r} 1101 \\ + 110 \\ \hline \end{array}$$

ignore the carry


$$\text{solution} \longrightarrow 011 = 3$$

## Steps for Subtraction Using 2s Complement

① Add A to 2's complement of B

② Ignore the carry

## Subtractor (from Ripple Carry Adder)



- By complementing each of the  $b$  bits and adding an initial carry of one, we can turn the ripple carry adder into a subtractor
- Complementing the  $b$  bits and adding the initial carry of 1 is equivalent to taking the 2's complement of the  $b$  operand

## 2's Complement Representation vs. Regular Binary Representation

	$2^2$	$2^1$	$2^0$	
Binary	0	0	0	0
0 ←	0	0	1	1
1 ←	0	1	0	2
2 ←	0	1	1	3
3 ←	1	0	0	-4
4 ←	1	0	1	-3
5 ←	1	1	0	-2
6 ←	1	1	1	-1
7 ←				

$0 + 2^2 = 0$

$-1 \times 2^2 = -4$

- For 2's Complement representation
- { sign bit
  - IF Most Significant Bit is 0 → number is positive
  - IF Most Significant Bit is 1 → number is negative
  - If number is negative, add  $-1 \times 2^{\text{MSB}}$  when summing the values of the digits
  - Take the 2's Complement of a number in 2's Complement form to get the regular binary representation
  - Technically also do this for positive numbers:  $-0 \times 2^{\text{MSB}} = 0$

If you add two positive numbers and the result is negative → Overflow

If you add two negative numbers and the result is positive → Overflow

## Data Range of 2's Complement Numbers

	Regular Binary	2's Complement	
3 bits	$0 \rightarrow 2^3 - 1$ $0 \rightarrow 7$	$-2^{3-1} \rightarrow 2^{3-1} - 1$ $-4 \rightarrow 3$	
n bits	$0 \rightarrow 2^n - 1$	$-2^{n-1} \rightarrow 2^{n-1} - 1$	can derive these equations by writing out the truth table
4 bits	$0 \rightarrow 2^4 - 1$ $0 \rightarrow 15$	$-2^{4-1} \rightarrow 2^{4-1} - 1$ $-8 \rightarrow 7$	

- 2's complement data range is roughly half of binary data range for the same number of bits, except it has both positive and negative range

- In order to not have overflow, a binary arithmetic result must be within the data range for a given number of bits and given number representation format

Subtraction Using 2's Complement also works when the numbers are in 2's Complement format

$$2's A - 2's B = 2's A + (2's (2's B))$$

Placeholder Digits for 2's Complement Numbers

Decimal  $\rightarrow$  can always add 0's

$$248 = 0248 = 00248 = 00\dots 0248$$

Zero  
Fill

Binary  $\rightarrow$  can also just add 0's all the way to get 0

$$\begin{array}{r} 100 \\ \downarrow \\ 4 \end{array} = 0100 = 00100 = 00\dots 0100$$

2's Complement  $\rightarrow$  you can't just add 0's, but you can add 1's

$$100 = -4 = 1100 = 11100 = 11\dots 1100$$

Negative Numbers

Sign  
Extension



$$100 = -4 + 0 + 0 = -4$$

$$1100 = -8 + -4 + 0 + 0 = -4$$

$$11100 = -16 + 8 + 4 + 0 + 0 = -4$$

2's Complement  $\rightarrow$  same as regular binary so you can just add 0's

Positive Numbers

### Example Exam Question

Design an adder capable of adding these two numbers (or this range). The numbers are represented in 2's Complement Format.

### How to find the 2's Complement of a binary number

(e.g. when doing Subtraction using 2's Complement)

- ① Take the 1's Complement (flip all the bits)
- ② Add 1

### How to read a number in 2's Complement Format

- ① Sum the values of each bit position as if it were a regular binary number, except add -1 times the value of the Most Significant Bit (MSB) position.


$$-1 \times \underline{\phantom{0}} \times 2^{\text{MSB}} + \dots + \underline{\phantom{0}} \times 2^2 + \underline{\phantom{0}} \times 2^1 + \underline{\phantom{0}} \times 2^0$$

### Why K-maps use non-sequential ordering for the boxes

The box numbers for adjacent boxes can differ by at most one bit, if used sequential order would have boxes that differ by two bits.

In Class Exercise

Take the Ripple Carry Adder and make it do both addition and subtraction.



When the control signal is 1, it adds 1 as well as complements the b bits of the b operand. This is because XORing a bit with 1 flips it. In this case the circuit performs subtraction.

When the control signal is 0, the circuit has no initial carry and the control signal does not change the b bits of the b operand. This is because XORing a bit with 0 does not change it. In this case the circuit performs addition as if it were just a basic Ripple Carry Adder.

This example is akin to signals sent by the control unit in the processor.


## Properties of XOR

XORing a bit with 1 → flips the bit (complements it)

XORing a bit with 0 → does not change it

A	B	XOR
0 (0)	0	→ does not change
0 (1)	1	→ flips
1 (0)	1	→ does not change
1 (1)	0	→ flips

## Time Complexity of Ripple Carry Adder




"Ripple" Carry :

the carry is generated  
one at a time

## Carry Look Ahead Adder


Goal : generate all carries at the same time (in parallel)

- lower bound  $O(\log n)$  time



$$C_{out\ i+1} = \underbrace{a_i b_i}_{\text{Generate}} + \underbrace{c_i (a_i + b_i)}_{\text{Propagate}}$$

Don't have  
to know for  
exam



try to generate them at the same time then combine them  
 $O(\log n)$  steps  
 $O(\log n)$  Time

## What to know about Carry Look Ahead Adders

$$T = O(\log n)$$


"generate partial carries simultaneously and then they collectively come up with the final carry"

$$\text{Space} = S = O(n)$$

$$\text{Space Time Product} = ST = O(n \log n)$$

$$\text{Total Work} = \frac{n}{n \log n} = \frac{1}{\log n} = \text{Utilization Factor}$$

## Single Adder



- can add signal and XOR to B to make it do subtraction too

$$T = O(n)$$

$$S = O(1)$$


$$ST = O(n)$$

$$\text{Total Work} = n$$

$$\text{Utilization Factor} = \frac{n}{n} = 1 = 100\%$$

Is this better or is Carry Look Ahead Adder better?

Even though Single Adder has better utilization (100%), Carry Look Ahead is ~~better because~~ is much faster ( $O(\log n)$  vs  $O(n)$ ). So CLA is more time efficient while the Single Adder is more space efficient.



## Comparison of Adders

	Ripple Carry Adder	Carry Look Ahead Adder	Single Adder (with memory)
Time Complexity	$O(n)$	$O(\log n)$	$O(n)$
Space Complexity	$O(n)$	$O(n)$	$O(1)$
Space / Time Product	$O(n^2)$	$O(n \log n)$	$O(n)$
Total Work	$n$	$n$	$n$
Utilization Factor	$\frac{n}{n^2} = \frac{1}{n}$	$\frac{n}{n \log n} = \frac{1}{\log n}$	$\frac{n}{n} = 1 \quad (100\%)$
Speedup	$\frac{O(n)}{O(n)} = 1 \quad (\text{no speedup})$	$\frac{O(n)}{O(\log n)} = \frac{n}{\log n}$	$\frac{O(n)}{O(n)} = 1 \quad (\text{no speedup})$

## Signed Magnitude Representation

Sign bit		
+	0	0 0 → + 0
	0	0 1 → + 1
	0	1 0 → + 2
	0	1 1 → + 3
-	1	0 0 → - 0
	1	0 1 → - 1
	1	1 0 → - 2
	1	1 1 → - 3

interpreted as regular binary

- two values for 0 (+ 0, - 0)

## Adding a Control Signal to an Adder

This can be done with any of the types of adders to make it do both addition and subtraction.

## Signed Binary Numbers

Decimal	Signed 2's Complement	Signed Magnitude
+7	0111	0111
+6	0110	0110
+5	0101	0101
+4	0100	0100
+3	0011	0011
+2	0010	0010
+1	0001	0001
+0	0000	0000
-0	—	1000
-1	1111	1001
-2	1110	1010
-3	1101	1011
-4	1100	1100
-5	1011	1101
-6	1010	1110
-7	1001	1111
-8	1000	—

W6 L5 3-19-18 Decoders, Encoders, Multiplexers, DeMux, Comparators

Today

- Comparators
- Decoders
- Encoders
- Multiplexers
- Demultiplexers

Comparators

Suppose you want to compare two decimal numbers. How would you do it?

$$\begin{array}{r} A = \boxed{5} \ 1 \ 8 \ 6 \\ B = \boxed{1} \ 3 \ 9 \ 8 \\ 5 > 1 \\ \downarrow \\ A > B \end{array}$$

$$\begin{array}{r} A = \boxed{5} \ \boxed{1} \ \boxed{3} \\ B = \boxed{5} \ \boxed{1} \ \boxed{8} \\ 5 = 5 \quad 1 = 1 \quad 3 < 8 \\ \downarrow \\ B > A \end{array}$$

A: Compare each digit starting with the most significant one.

The same method would work for ~~except~~: comparing two binary numbers.

$$\begin{array}{r} A = \boxed{1} \ \boxed{1} \ \boxed{0} \ \boxed{1} \ 1 \\ B = \boxed{1} \ \boxed{1} \ \boxed{0} \ \boxed{0} \ 1 \\ 1 = 1 \quad 1 = 1 \quad 0 = 0 \quad 1 > 0 \\ \downarrow \\ A > B \end{array}$$

## Algorithm :

Start from the most significant bit

Compare  $A_n, B_n$

→ If  $A_n > B_n$  then  $A > B$

Else If  $B_n > A_n$  then  $B > A$

Else  $B_n = A_n$

↳ Decrement the index and continue the loop  
(compare the next bit)

We want to do this in hardware (with gates)


We can convert our algorithm into gates by writing out a truth table and Boolean expression for each possible result of comparing two bits in the algorithm:

- $A_i = B_i$
- $A_i > B_i$
- $A_i < B_i$

$A_i = B_i$

$A_i$	$B_i$	$A_i = B_i \rightarrow$	<u>XOR</u> = XNOR
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1


$$A_i = B_i \text{ true} = \overline{A_i} \overline{B_i} + A_i B_i = \overline{A_i \oplus B_i}$$



$A_i > B_i$

$A_i$	$B_i$	$A_i > B_i$
0	0	0
0	1	0
1	0	1
1	1	0


$$A_i > B_i \text{ true} = A_i \bar{B}_i$$



$A_i < B_i$

$A_i$	$B_i$	$A_i < B_i$
0	0	0
0	1	1
1	0	0
1	1	0

$$A_i < B_i \text{ true} = \bar{A}_i B_i$$



**Example**

Design a 3 bit comparator

Assume we're comparing  $A_3 A_2 A_1$  vs  $B_3 B_2 B_1$ ,

$$A > B = \underbrace{A_3 \bar{B}_3}_{\text{1st bit greater}} + \underbrace{(A_3 \oplus B_3) A_2 \bar{B}_2}_{\text{2nd bit greater}} + \underbrace{(A_3 \oplus B_3)(A_2 \oplus B_2) A_1 \bar{B}_1}_{\text{3rd bit greater}}$$

$$A < B = \bar{A}_3 B_3 + (A_3 \oplus B_3) \bar{A}_2 B_2 + (A_3 \oplus B_3)(A_2 \oplus B_2) \bar{A}_1 B_1$$

$$A = B = (\overline{A_3 \oplus B_3})(\overline{A_2 \oplus B_2})(\overline{A_1 \oplus B_1})$$

$$T = O(\log n)$$



This is because we do the comparison for each bit one at a time



e.g. For  $n = 1000$  it would take  $\log_2 1000 = 10$  steps because you need 10 bits to represent 1000 in binary ( $2^{10} = 1024$ )

## Algorithmic Design of a Comparator

This example is significant because it is the first time we've designed a circuit algorithmically. In contrast, if we had used our previous method of writing out all possible inputs in a truth table, for a 6 input truth table we would've had  $2^6 = 64$  rows, and writing out sum of products / minimizing the expressions would be a nightmare.

e.g.

6 inputs

B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> , A <sub>3</sub> A <sub>2</sub> A <sub>1</sub>	A > B	A < B	A = B
0 0 0 0 0 0	0	0	1
0 0 0 0 0 1	1	0	0
0 0 0 0 1 0	1	0	0
0 0 0 0 1 1	1	0	0
⋮	⋮	⋮	⋮

$2^6 = 64$  rows

The truth table method of writing out all inputs/outputs works for any problem. But for large numbers of inputs and outputs the truth table could be huge which is why we want to do the ~~of~~ algorithmic method.

In Class Exercise

Design a 2 bit comparator (algorithmically)


Assume we're comparing  $A_2A_1$  vs  $B_2B_1$ .

Using the same algorithm we developed for the 3 bit comparator:

$$A > B = A_2 \bar{B}_2 + (\overline{A_2 \oplus B_2}) A_1 \bar{B}_1$$


$$A < B = \bar{A}_2 B_2 + (\overline{B_2 \oplus A_2}) \bar{A}_1 B_1$$

$$A = B = (\overline{A_2 \oplus B_2})(\overline{A_1 \oplus B_1})$$



## Where a Decoder is used

High Level Program



Assembly Language

ADD A,B,C

Machine Code

011	110	001	10101
opcode	C	A	B

decoded by a  
Decoder

signal

i.e.

1 = subtract

0 = add

Decoder : a decoder has  $\log n$  bits as input and generates  $n$  outputs

$\log n = \log 8 = 3$  inputs      "decodes an input of 1's and 0's and generates a signal"  
 $n = 8$  outputs

c	b	a	x <sub>0</sub>	x <sub>1</sub>	x <sub>2</sub>	x <sub>3</sub>	x <sub>4</sub>	x <sub>5</sub>	x <sub>6</sub>	x <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

When the binary value of the inputs is  $K$ , output  $x_K$  is equal to 1

e.g. when  $cba = 011$ ,  
 $x_3 = 1$

Control Unit : decoder with  $\log 2 = 1$  input and  $n = 2$  outputs

z	Add	Subtract
0 -	1	0
1 -	0	1


$$\begin{aligned}
 x_0 &= \bar{c} \bar{b} \bar{a} \\
 x_1 &= \bar{c} \bar{b} a \\
 x_2 &= \bar{c} b \bar{a} \\
 x_3 &= \bar{c} b a \\
 x_4 &= c \bar{b} \bar{a} \\
 x_5 &= c \bar{b} a \\
 x_6 &= c b \bar{a} \\
 x_7 &= c b a
 \end{aligned}$$

Encoder: the input and output of a Decoder are switched  
i.e. solve for when  $c, b, a$  are true XUM

- Prof said don't worry about this one as much

Multiplexer : a MUX is a selector, it selects one of the inputs to become output ; it selects one out of  $n$  aka MUX inputs to become output, needs  $\log n$  selector bits

(ex) 2 input MUX (one selector bit)




- IF the selector is 0, then the output is A
- IF the selector is 1, then the output is B
- With a MUX you can draw the truth table for anything and put the output as input to the MUX, but it uses a lot of resources

In class Exercise


Design the circuit for a MUX

S	A	B	Output
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$\begin{aligned}\text{Output} &= \bar{S}AB + \bar{S}AB + S\bar{A}B + SAB = \Sigma \Pi \\ &= \bar{S}A(B + \bar{B}) + SB(A + \bar{A}) \\ &= \bar{S}A + SB\end{aligned}$$



We can use  $2 \times 1$  MUX's to design a larger MUX




- Each selector bit is connected to a level of MUX's

Demultiplexer: the input and output of a Multiplexer  
are switched  
aka DeMux "broadcast"


Example


Design a Full Adder with MUX's



(C <sub>in</sub> B A)	S	C <sub>out</sub>
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1
1 1 0	0	1
1 1 1	1	1

8 × 1 MUX







- Need a MUX for each output
- Use the 8 output values as inputs for the MUX
- Use the 3 inputs as selector bits for the MUX
- The MUX then "selects" an output for a given input



Although it is easy to implement the circuit with MUX's, it is not hardware optimal because it requires a lot of gates.

## Gate Replacement / Conversion

### Mapping to NAND Gates



### Mapping to NOR Gates



### Comparison of Component Types


	# Inputs	# Outputs	# Selector Bits (if applicable)
Encoder	$n$	$\log n$	
Decoder	$\log n$	$n$	
Multiplexer	$n$	1	$\log n$
Demultiplexer	1	$n$	$\log n$

## W7 LG 3-26-18 Flip Flops, Counters, Sequential Circuits

### Today

- Ch 4 Sequential Circuits 1st 1/2
  - Different kinds of flip flops
- Hints midterm


### Ch 4 Sequential Circuits



- a sequential circuit's current output depends on a previous output
- has storage / memory
- has concept of sequence
- synchronous clock


Example

### Full Adder as Sequential Circuit





Example

### Parity Bit - Combinational



Example


## Parity Bit - Sequential




## Flip Flops

- memory in processor, each holds one bit

registers: contain  $n$  storage components such that each component holds one bit; made out of flip flops



## SR Latch



## SR Latch - Excitation Table


	S	R	Q	$\bar{Q}$
Sets	1	0	1	0
Holds	0	0	1	0
Resets	0	1	0	1
Holds	0	0	0	1
	1	1	Undefined	

NOR Implementation

	$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
Sets	0	1	1	0
Holds	1	1	1	0
Resets	1	0	0	1
Holds	1	1	0	1
	0	0	Undefined	

NAND Implementation


## SR Latch with Control Input



C	S	R	Next state of Q
0	X	X	No change / holds
1	0	0	<del>No change / holds</del> No change / holds
1	0	1	<del>Q = 0; Reset state</del> Q = 0; Reset state
1	1	0	<del>Q = 1; Set state</del> Q = 1; Set state
1	1	1	Undefined

activated

### D Latch




C	D	Next state of Q
0	X	No change / holds
1	0	$Q = 0$ ; Reset state
1	1	$Q = 1$ ; Set state

### Edge Triggering


When is it 1?

- When it goes up      edge positive
- When it goes down      edge negative



Q	Q	D
1	0	0
0	1	1


## D Flip Flop



- By using one D Latch activated when control is 1 and one D Latch activated when control is 0, we only get an output when control has been both 1 and 0 (when an edge triggering has occurred)

D	Q	$\bar{Q}$
0	0	1
1	1	0

## T Flip Flop




T	Q	$\bar{Q}$
0	Q	$\bar{Q}$
1	$\bar{Q}$	Q

→ when  $T=0$  acts like Dff / Holds  
→ toggles bit

- Can implement with XOR to toggle it

## JK Flip Flop



J	K	Q	$\bar{Q}$					
0	0	Q	$\bar{Q}$	Holds	"D"	0	0	1
0	1	0	1	Resets		0	1	0
1	0	1	0	Sets		1	0	1
1	1	$\bar{Q}$	Q	Toggle		1	1	0

In Class Exercise

Conceptually describe what a flip flop is.

A flip flop is a component used as memory in the processor to store a single bit. There are different kinds of flip flops: Dff, Tff, JKff. Some functions of a flip flop include setting, resetting, holding, and toggling the bit. Flip flops are used to make registers, fast access memory storage internal to the processor. It is implemented as a sequential circuit.

## W9 L7 4-16-18 Microprocessor, PLA, ROM, Register Transfer, HDL


- Overview
    - Ch 1 - Intro
    - Ch 2 > Combinational
    - Ch 3
    - Ch 4 - Sequential
  - Ch 5 - PLD
  - Ch 6 - Registers
    - ↓ Rest of the course
  - Final Exam
- 
- **microprocessor** - when you take ALU, CU, registers and integrate it into a single chip
  - Today's processors are VLSI
  - Approx. 10 gates in one flip flop
- 
- Why use PLD's
    - flexible
    - reusable
  - Application Specific Integrated Circuit (ASIC) - opposite of PLD
- 
- All PLD's we'll discuss are used in the ALU

## Programmable Logic Devices (PLDs)

### Levels of Integration


SSI	Small Scale Integration	few - 10's
MSI	Medium Scale Integration	10's - 100's
LSI	Large Scale Integration	100's - 1000's
VLSI	Very Large Scale Integration	10,000's - 100,000's
ULSI	Ultra Scale Integration	
WSI	Wafer Scale Integration	

### PLD #1 Read Only Memory (ROM)



## PLD #2 Programmable Logic Arrays (PLAs)

- like a "bar"
- like sum of products




### PLD #3 Programmable Array Logic Devices (PALs)

- like a "minibar"
- minimize number of ORs

### PLD #4 Field Programmable Gate Arrays (FPGAs)


programmable logic block

programmable interconnect



Example

## Image Processing (not on exam)



- A lot of applications where inputs are 2D fit well with FPGA

## Registers and Register Transfer

### Basic Steps for Executing a Typical Instruction by a Processor


- ① Instruction Fetch - fetch the next instruction pointed to by the PC
- ② Instruction Decode  
Program Counter
- ③ Operand Fetch
- ④ Execute
- ⑤ Write back (WB) / Store - put it back in register/memory

### Access Time

- Registers - ns ( $10^{-9}$ )
- Secondary Memory - ms ( $10^{-3}$ )
- I/O - s ( $10^1$ )

**Example | Internal Registers of Hypothetical 16 bit Processor**

Instruction Registers



Program counter - address of next instruction

Assembly

SUB	Reg1	Reg2	Reg3	Format of instruction depends on processor
011				
SUB R1, #5, R3	Address	The number 5		

SUB 2086, #5, R3

RISC - operands must be in registers

CISC - operands can be in memory


## Register Transfer Operations

Subtract

~~Subtract~~ A, B, C

$$A - B = A + -B$$

$$\bar{B} + 1$$



LOAD A, R1

LOAD B, R2

COMP R2

ADD R2, 1, R2

ADD R1, R2, R3

containing

} Say we want to do  
this operation

(complement)

} This would be  
the operation at  
the register  
level

- Registers are made out of flip flops
  - An n bit register is made out of n flip flops

## Operations with Registers

### Counters

Upcounter      Downcounter

0	7
1	6
2	5
3	4
4	3
5	2
6	1
7	0

Random

On Exams  
"Crazy Counter"

- Counters are used for :

- multiplication → repeated addition → count down
- division → repeated subtraction → count up
- many things in the processor

### Project Preview


Design a computer with single ALU, counter,  
where the numbers can be signed.

When it's signed, do you always : - add for multiplication


- subtract for division

- count down for multiplication ?

- count up for division



Hint : No



$$x_{in} \rightarrow D_{ff} \rightarrow x_{out}$$

$$x_{in} = x_{out}$$

$\therefore$  Next state and D flip flops  
are equal.

★ On Exam

**Example** Design a Counter that counts up from 0 to 7  
with both D flip flops and T flip flops.


Compare the bits of Current State and Next State. If a bit changes, the ~~T<sub>1</sub>~~ flip flop in the same position is a 1.

current state	next state	$=$			$T_2$	$T_1$	$T_0$
		$D_2$	$D_1$	$D_0$			
0	0 0 0	0 0 1	0	0	1	0 0 0 1	0
1	0 0 1	0 1 0	0	1	0	0 1 1 1	0 1
2	0 1 0	0 1 1	0	1	1	0 0 0 1	0 0 1
3	0 1 1	1 0 0	1	0	0	1 1 1 1	1 1 1
4	1 0 0	1 0 1	1	0	1	0 0 0 1	0 0 1
5	1 0 1	1 1 0	1	1	0	0 1 1 1	0 1 1
6	1 1 0	1 1 1	1	1	1	0 0 0 1	0 0 1
7	1 1 1	0 0 0	0	0	0	1 1 1 1	1 1 1


3 bit register

$T_1 = \sum \Pi T_0 = 1$   
 $T_2 = \sum \Pi$

State Diagram of Upcounter (0 - 7)



State Diagram of Downcounter (7 - 0)



## Recap Flip Flop Excitation Tables

J	K	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	$\bar{Q}$	Q

Toggle


T	Q	$\bar{Q}$
0	Q	$\bar{Q}$
1	$\bar{Q}$	Q

S	R	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	Undefined	

Similar to JK except last one is undefined

\* On Exam

Example Design a counter cont'd



To design a counter at the logic gate level find the sum of products using the current state.

For the D flip flop solution:

$$D_0 = \overline{a} \overline{b} \overline{c} + \overline{a} b \overline{c} + a \overline{b} \overline{c} + a b \overline{c}$$

$$\begin{aligned} D_1 &= m_1 + m_2 + m_4 + m_6 \\ &= \overline{a} \overline{b} c + \overline{a} b \overline{c} + a \overline{b} c + a b \overline{c} \end{aligned}$$

$$\begin{aligned} D_2 &= m_3 + m_4 + m_5 + m_6 \\ &= \overline{a} b c + a \overline{b} \overline{c} + a \overline{b} c + a b \overline{c} \end{aligned}$$

- If you use D flip flops you'll end up using a lot of gates
- If you use JK or T flip flops you will use less gates
  - Why? Because JK and T are more complex while D is simple
  - If using JK flip flops you'd have two inputs to the flip flop and would have to solve for  $\Sigma \Pi$  of both J and K

\* On Exam (2 bit or 3 bit)

In Class Exercise

Design a small counter that counts from 0 to 1 with D flip flops, JK flip flops, and T flip flops (three separate designs)

a Current State	Next State	D	T	JK	
0	1	1	1	X 1	Either: 0 1 1 1 (Toggle)
1	0	0	1	1 X	Either: 1 0 1 1 (Toggle)

$$D = \bar{a}$$

$$T = 1$$

$$J = 1 \text{ (assume don't care is 1)}$$

$$K = 1 \text{ (assume don't care is 1)}$$

Today we connected the first part of the course to the second half by revisiting the diagram of the components of the computer. We reviewed which components we covered in the first half then covered Programmable Logic Devices such as ROM, PLA, FPGA that are used in the ALU. Next we covered registers and register transfers (Ch 6) which built on Ch 4 in which we learned about sequential circuits and flip flops, which registers are made of! We learned about upcounters and downcounters and how to design a counter made out of D, T, and JK flip flops and combinations of the three. Overall we also transitioned from low level to high level.

## W10 LB 4-23-18 Processor & Control Design, Computer Classifications


Today

- Computer Classifications (not in book)
- Processor Design (Ch 7)

### Flynn's Computer Classifications



- 4 Groups of Types of Processor Design
- Computer Architecture Classifications based on processors

#### 1. Single Instruction Single Data (SISD)



- "uni-processors"
- one ALU
- one instruction at a time
- what we have seen so far

#### 2. Single Instruction Multiple Data (SIMD)




"imagine class is a processor, prof is control unit, each desk is ALU, raise your right hand, raise your right hand if you have glasses"


- tightly coupled multiprocessor
- All ALU's do the same thing at the same time, except if they are masked out
- synchronized
- synchronous
- very much in use now esp. in GPU's

they hear the same instruction

### 3. Multiple Instruction Single Data (MISD)



### 4. Multiple Instruction Multiple Data (MIMD)




IF something is done in SIMD can it be done in MIMD?  
→ Yes

- loosely coupled multiprocessor
- asynchronous
- examples:
  - cloud (distributed)
  - IP address
  - broadcast
  - supercomputer (within a single computer)
  - clusters
  - IOT



## Computer Classifications Based on Memory

1.




2. What happens when you have multiple data processors (ALU's)?


A) Distributed Memory

works for SIMD

MIMD




B) Shared Memory



## Buses

How do we interconnect multiple modules together?

processors  
memory




- \* only one data travels over the bus at any given time
- \* all nodes connected to a bus hear/receive the same data at any given time (the data is "broadcast")
- \* to go from any point to another point it takes  $O(1)$  time

Compare buses with:

(unit (n) of blocks and switches)

distributed memory




connections between every 2 points

- $T = O(n)$  for sending data from one side to the other
- Diameter =  $O(n)$
- Like RCA, stupid structure

- Diameter: shortest distance between two points farthest apart

In Class Exercise

Find max of all  $x_i$ 's with a bus.  
 (without a bus would be  $O(n)$  time)




- IF we divide  $n$  by  $x$  ( $\frac{n}{x}$ ) we get  $x$  # of groups.
- If we want to make the size of each group equal to the # of groups, solve for  $x$  where  $x^2 = n$  :
 
$$x^2 = n$$

$$x = \sqrt{n}$$
- Take groups of size  $\sqrt{n}$
- For all  $\sqrt{n}$  groups do the following:
  - Find the max using neighboring connections until you have the result for ~~each~~ group (in parallel)
  - At this point you'll have  $\sqrt{n}$  results, one from each group
  - Now you can just use the bus to find the max of the  $\sqrt{n}$  results, which takes  ~~$\sqrt{n}$~~   $\sqrt{n}$  steps

$\therefore$  the running time is  $O(\sqrt{n})$
- By adding a simple bus we get a huge speedup (one wire)

## Reconfigurable Arrays

- 2D
- GPU's




- VLSI is a 2D (not 3D) technology

Video: Intro to Breadboards  
"How to use a breadboard"

Group In Class Exercise

Design a CPU at the block diagram level



Components

- register file (set of registers)
- function unit (ALU)
- decoder
- program counter
- paths to memory / from memory
- paths to registers / from registers

## **Components needed for 5 Steps for Executing a Basic Instruction:**

### **① Instruction Fetch**

- program counter register

### **② Instruction Decode**

- decoder → decodes a word

### **③ Operand Fetch**

- bus to memory / registers

### **④ Execute**

- ALU aka functional unit

↳ adder/subtractor

↳ result goes to register

### **⑤ Write Back**

- bus to memory / registers

## Textbook References

- Figure 8-1

- Figure 8-11

- Figure 8-15

- Figure 8-10

- Control unit - decoder and signals it generates from the instruction

## WII L9 4-30-18 Instruction Set Architecture, Operation Cycle, Addressing

### Instruction Set Architecture

- assembly language for a specific CPU

#### Example

Hypothetical Assembly Language Program from

"Computer Organization and Embedded Systems" by Hamacher

52

CHAPTER 2 • INSTRUCTION SET ARCHITECTURE

	Memory address label	Operation	Addressing or data information
Assembler directive		ORIGIN	100
Statements that generate machine instructions	LOOP:	LD CLR MOV LD ADD ADD SUB BGT ST	R2, N R3 R4, #NUM1 R5, (R4) R3, R3, R5 R4, R4, #4 R2, R2, #1 R2, R0, LOOP R3, SUM
			next instruction
Assembler directives	SUM: N: NUM1:	ORIGIN RESERVE DATAWORD RESERVE END	200 4 150 600

Figure 2.13 Assembly language representation for the program in Figure 2.12.

32 bit		
100	Load	R2, N
104	Clear	R3
108	Move	R4, #NUM1
LOOP 112	Load	R5, (R4)
116	Add	R3, R3, R5
120	Add	R4, R4, #4
124	Subtract	R2, R2, #1
128	Branch_if_	[R2]>0 LOOP
132	Store	R3, SUM
		:
SUM 200		
N 204		150
NUM1 208		
NUM2 212		
		:
NUMn 804		

**Figure 2.12** Memory arrangement for the program in Figure 2.8.

### Trace the program

	32 bit
R0	φ
R1	
R2	$150 - 1 = 149$
R3	$\phi + 10 = 10$
R4	$208 + 4 = 212$
R5	YQ 20

### Assume Memory Contents

208	NUM1	10
212		20
216		30
220		40
224		50
228		60
232		70
236		80
240		90
244		100
.		.
.		.
.		.

The program is adding these numbers with a counter of 150, stops when the counter reaches 0

- # means put immediate

- ( ) means indirect

★ On Exam

In Class Exercise

Trace previous example with N: DATAWORD 10  
and the memory contents below:

- Show contents of all registers

	Memory
208	NUM1
212	1
216	2
220	3
224	4
228	5
232	6
236	7
240	8
244	9
	10

Assume R0 contains 0

Iteration 1	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
LD R2, N	φ		10			
CLR R3	φ		10	φ		
MOV R4, #NUM1	φ		10	φ	208	
LD R5, (R4)	φ		10	φ	208	1
ADD R3, R3, R5	φ		10	1	208	1
ADD R4, R4, #4	φ		10	1	212	1
SUB R2, R2, #1	φ		9	1	212	1
BGT R2, R0, LOOP		9 > φ → LOOP				

Iteration 2	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
LD R5, (R4)	φ		9	1	212	2
ADD R3, R3, R5	φ		9	3	212	2
ADD R4, R4, #4	φ		9	3	216	2
SUB R2, R2, #1	φ		8	3	216	2
BGT R2, R0, LOOP		8 > φ → LOOP				

Iteration 3	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
	φ		8	3	216	3
	φ		8	6	216	3
	φ		8	6	220	3
	φ		7	6	220	3
		7 > φ → LOOP				

Iteration 4

<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
∅		7	6	220	4
∅		7	10	220	4
∅		7	10	224	4
∅		6	10	224	4

$6 > \phi \rightarrow \text{LOOP}$

Iteration 5

<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
∅		6	10	224	5
∅		6	15	224	5
∅		6	15	228	5
∅		5	15	228	5

$5 > \phi \rightarrow \text{LOOP}$

Iteration 6

<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
∅		5	15	228	6
∅		5	21	228	6
∅		5	21	232	6
∅		4	21	232	6

$4 > \phi \rightarrow \text{LOOP}$

Iteration 7

<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
∅		4	21	232	7
∅		4	28	232	7
∅		4	28	236	7
∅		3	28	236	7

$3 > \phi \rightarrow \text{LOOP}$

Iteration 8	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
	$\phi$		3	28	236	8
	$\phi$		3	36	236	8
	$\phi$		3	36	240	8
	$\phi$		2	36	240	8

$2 > \phi \rightarrow \text{LOOP}$

Iteration 9	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
	$\phi$		2	36	240	9
	$\phi$		2	45	240	9
	$\phi$		2	45	244	9
	$\phi$		1	45	244	9

$1 > \phi \rightarrow \text{LOOP}$

Iteration 10	<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>
	$\phi$		1	45	244	10
	$\phi$		1	55	244	10
	$\phi$		1	55	248	10
	$\phi$	$\phi$	55	248	10	

$\phi$  is not greater than  $\phi \rightarrow \text{STOP}$

## Section 9.2 Operand Addressing

### ISA Classifications by Operand Addressing

#### 3 - Address Instructions

ADD RI, A, B

ADD Z, Y, X  
ADD Y, X, Z


#### 2 - Address Instructions

MOV RI, A

ADD RI, B

different assembly languages for different processors

#### 1 - Address Instructions



### Addressing Modes

- # immediate addressing
- () indirect addressing - like a pointer
- no symbol direct addressing

## Types of Instructions

- Logic - AND, OR
  - Arithmetic - ADD, SUB
  - Branch
  - Shift
  - Memory access
- 
- Shift left 1 bit = multiply by two
  - Shift right 1 bit = divide by two

## W12 L10 5-718 Pipelining vs. Multiprocessing, RISC vs. CISC

Example

Multiprocessing

Analogy - 50 research projects 4 steps  $\times$  1 day

Research Project

Day 1

Go to library / find related material

Day 2

Read and summarize it ← Brain

Day 3


Make a powerpoint presentation / slides

Day 4

Come and present it in class

- If I have 50 topics / tasks
- It will take  $50 \times 4 = 200$  days

Multiprocessing:



$$\text{Speedup} = \frac{\text{unimproved}}{\text{improved}} = \frac{50 \times 4}{4} = 50$$

I used 50 people and got speedup of 50 → Linear speedup

## Drawbacks of multiprocessing


- we need 50 people
- we need 50 people who can do everything

## Pipelining

- overlap tasks
- break down tasks into subtasks

### Example Pipelining Analogy (same research project analogy)

- 12 tasks ~~w/o~~ → w/o pipelining takes 48 days
- 4 people ~~w/o~~
- each person in charge of one day subtask
- pipeline flushing time - 4 days
- like a factory
- after 4th person presents task 1, he can present task 2 the next day
- every task is called a stage
- every stage can be used at the same time
- throughput: rate of output



- don't have to have 4 people that do everything
- could apply this to steps 1-5 of instruction execution
- data lines up to be processed

- Key feature of pipelining →
- each stage must have the same amount of delay as the others to avoid bottlenecks
  - slowest part of a pipeline becomes the clock rate for the pipeline
  - 4 different parts good for different purposes (ALU, etc.)
  - for every stage you need registers / buffers

### Super scalar processing : pipelining and multiprocessing

#### Speedup for doing pipelining as compared to sequential

- For  $n$  tasks where each task takes  $k$  units of time

$$\frac{\text{unimproved}}{\text{improved}} = \frac{n \cdot k}{k + (n - 1)} = \text{speedup of pipelining}$$

↑ first task takes  $T=k$  remaining  $(n-1)$  tasks take  $T=1$

$$\text{when } n \rightarrow \infty \rightarrow \text{speedup} = k \quad \frac{O(nk)}{O(n)} = k$$

∴ Speedup is proportional to the number of stages you use

## RISC

- processor design in which all instructions are relatively simple and take the same amount of time
- uses pipelining
- smaller number of instructions
- use multiple instructions to do one complex operation
- don't really need scheduling when pipelining, only when introduce multiprocessing

### Example

### Hypothetical CISC vs. RISC

	CISC	RISC	
$M = X^3$	CUBE X	MUL X, X, Y MUL Y, X, M	20ns
10ns } 50ns } in CISC	Each instruction takes different time in CISC		↑ Each instruction takes the same time in RISC

## CISC

- time per instruction varies
- simpler for programming
- optimizes per instruction
- scheduling is not easy w/ CISC

Exam Question

Is RISC or CISC better and why?

CISC → mainly b/c optimization but scheduling becomes a problem  
→ simpler for programming

RISC → smaller size of RISC processors is one reason why ARM processors (RISC) are used in mobile phones

Where does pipelining fall in Flynn's Computer Classifications

SISD

SIMD

MISD

MIMD

if you think of single data (processor) split up into multiple stages, each stage is working on a different instruction

**In Class Exercise**

Describe in your own words what is pipelining.

Pipelining is done by overlapping tasks and breaking down a task into subtasks. Each subtask is called a step or stage and each stage must have the same amount of delay to avoid bottlenecks. The slowest stage of the pipeline becomes the clock rate for the pipeline. A good analogy is a production line where data lines up to be processed, each step is working at the same time, but each step does not have/need to be capable of performing the tasks for all other steps.

**In Class Exercise**

Give an example of pipelining.

Given six instructions  $i_1, i_2, i_3, i_4, i_5, i_6$ , the steps of instruction execution can be pipelined as follows:

$T = 1$	$IF_{i_1}$					
$T = 2$	$IF_{i_2}$	$D_{i_1}$				
$T = 3$	$IF_{i_3}$	$D_{i_2}$	$OF_{i_1}$			
$T = 4$	$IF_{i_4}$	$D_{i_3}$	$OF_{i_2}$	$E_{i_1}$		
$T = 5$	$IF_{i_5}$	$D_{i_4}$	$OF_{i_3}$	$E_{i_2}$	$S_{i_1}$	

Start : Not on exam



Design a multiprocessor.

Example

Given a program, determine how many ALU's to use.  
(ASICs - Application Specific ICs)

wish to find  $a = b + c$  and  $d = \sqrt{a^2}$   
in parallel,  $i_1$   $i_2$   $i_3$   
dependent on  $i_1$ ,  $i_2$   $i_3$   
 $i_3$   $f = g * h$   $\downarrow$   
 $q = \sqrt{m}$   $\downarrow$  out of order execution:  $i_1 \rightarrow i_3$   
 $n = f \div q$   $\downarrow$   
 $t = n - d$   $\downarrow$  also used for pipelining

Generate a data graph




Synthesize problem  $\rightarrow$  fastest possible  $\rightarrow$  3 ALU's

$\uparrow$   
bc at the top of data graph  
you have 3 independent calculations

**Example****Scheduling Problem**

Given a task described by a data dependency graph show how to map and schedule it for execution on available processors.



**End:** Not on exam

**Project**

Design a multifunctional ALU which can add / subtract / divide / multiply using least amount of hardware wherein the numbers are signed numbers represented in 2's complement format.

- You can use a few counters and MUX's but minimize the devices used.

- Numbers can have sign: - -

- + (add × sub) + (add × sub) + (add × sub)

+ -

++ (add × add) + (add × add) + (add × add)

- Show everything at gate level

W13 L11 5-14-18 Interrupts, DMA, Memory Systems, Cache, RAM, DISC

Today

1. One example from last week's topic
2. Memory — cache — placement strategies
3. I/O      \ main memory
4. DMA      secondary memory      spatial / temporal locality

**In Class Exercise**

Show how you could do matrix multiplication on a chip with a  $n \times n$  array of processors. Each processor has a multiplier, adder, and registers.

(SIMD) (Example of Pipelining and Parallel Processing)  
/ Multiprocessing

$$\begin{matrix} V_1 \\ V_2 \\ V_3 \end{matrix} \begin{bmatrix} a_{00} & a_{10} & a_{20} \\ a_{01} & a_{11} & a_{21} \\ a_{02} & a_{12} & a_{22} \end{bmatrix} \times \begin{bmatrix} b_{00} & b_{10} & b_{20} \\ b_{01} & b_{11} & b_{21} \\ b_{02} & b_{12} & b_{22} \end{bmatrix} = \begin{bmatrix} V_1 \cdot z_1 & V_1 \cdot z_2 & V_1 \cdot z_3 \\ V_2 \cdot z_1 & V_2 \cdot z_2 & V_2 \cdot z_3 \\ V_3 \cdot z_1 & V_3 \cdot z_2 & V_3 \cdot z_3 \end{bmatrix}$$

$$V_1 \cdot z_1 = (a_{00} \times b_{00}) + (a_{10} \times b_{01}) + (a_{20} \times b_{02})$$

$$V_1 \cdot z_2 = (a_{00} \times b_{10}) + (a_{10} \times b_{11}) + (a_{20} \times b_{12})$$

$$V_1 \cdot z_3 = (a_{00} \times b_{20}) + (a_{10} \times b_{21}) + (a_{20} \times b_{22})$$

$$V_2 \cdot z_1 = (a_{01} \times b_{00}) + (a_{11} \times b_{01}) + (a_{21} \times b_{02})$$

$$V_2 \cdot z_2 = (a_{01} \times b_{10}) + (a_{11} \times b_{11}) + (a_{21} \times b_{12})$$

$$V_2 \cdot z_3 = (a_{01} \times b_{20}) + (a_{11} \times b_{21}) + (a_{21} \times b_{22})$$

$$v_3 \cdot z_1 = (a_{02} \times b_{00}) + (a_{12} \times b_{01}) + (a_{22} \times b_{02})$$


$$v_3 \cdot z_2 = (a_{02} \times b_{10}) + (a_{12} \times b_{11}) + (a_{22} \times b_{12})$$

$$v_3 \cdot z_3 = (a_{02} \times b_{20}) + (a_{12} \times b_{21}) + (a_{22} \times b_{22})$$


For a  $n \times n$  matrix, there will be  $n^2$  results. Each result has  $n$  multiplications and  $n-1$  additions, which is  $O(n^3)$  total operations. Given  $n^2$  ALU's, should be able to solve in  $O(n)$  time.

Every super step:


- multiply from left and up
- add the product to previous sum
- route the data to bottom and to right




$T=0$




$T=1$



$T = 2$



$T = 3$




$T = 4$

			$b_{22}$
	$\downarrow$	$\downarrow$	$\downarrow$
$\rightarrow$	$a_{20} \times b_{12}$	$a_{10} \times b_{21}$	
$\rightarrow$	$a_{21} \times b_{02}$	$a_{11} \times b_{11}$	$a_{01} \times b_{20}$
$a_{22}$	$\rightarrow$	$a_{12} \times b_{01}$	$a_{02} \times b_{10}$


$T = 5$

			$\downarrow$
$\rightarrow$			$a_{20} \times b_{22}$
$\rightarrow$		$a_{21} \times b_{12}$	$a_{11} \times b_{21}$
$\rightarrow$	$a_{22} \times b_{02}$	$a_{12} \times b_{11}$	$a_{02} \times b_{20}$

$T = 6$



$T = 7$




For a  $n \times n$  matrix this solution will be done in  
 $2n + 1 = 2(3) + 1 = 6 + 1 = 7$  steps.


$$\text{Speedup} = \frac{\text{unimproved}}{\text{improved}} = \frac{O(n^3)}{O(n)} = n^2$$

Speedup is equal to the number of processors,  $\therefore$  the solution is linear speedup optimal.

## Memory



## - Hierarchical Memory Structure



↓ size ↑  
↑ speed ↓  
↑ price/byte ↓

## Analogy


- fridge = cache
- corner 7-11 = main memory
- huge walmart = secondary
- IF data is not in cache, check main memory, if not there, go to secondary memory

- Unit of access: how much is moved between each level
- Spatial locality: pick things that are in the same space/neighborhood
- Temporal locality: concept of time, making decision based on time


### Placement Strategies (there is room)

spatial


- { ① First Fit - fast, find first one that fits
- ② Best Fit - lots of small fragmentations so not actually the best
- ③ Worst Fit - some people say this is best b/c you take a big area and just keep putting things in, end up w/ a lot of space open



- Pages: fixed size



- Segmentation: variable size




## Replacement Strategies (there is no room, decide who to replace)

- Least Recently Used (LRU)
  - Most Recently Used
  - Most Frequently Used
  - Least Frequently Used
  - FIFO
  - LIFO
  - Random
- } Temporal

### Used for:

- Secondary  $\rightarrow$  Main Memory
- Main Memory  $\rightarrow$  Cache  $\rightarrow$  for this the replacement strategy algorithms take too much time so the following (faster) mapping techniques are used


### ① Direct Mapping



spaces in memory

Drawback: multiple ~~lines~~ can only be mapped to the same location in the cache, meaning they can't both be in the cache at the same time


## ② Fully Associated



Function:

- anywhere
- "random"

## ③ Set Associative



### In Class Exercise

- ① What is the function for mapping the  $i$ th location of main memory to cache? (Direct Mapping)

Assume  $k$  blocks in ~~main~~ cache


Function :  $i \bmod k$   
main memory address      size of cache

- ② What is the function for Set Associative?

Assume  $S$  sets in cache

Function :  $i \bmod S$  gives you the set to map to, then  
it can go anywhere within that set  
main memory address      # sets

- ③ Draw a hierarchical memory structure and specify for each level what's the speed, what's the size, what's the cost in dollars / byte.



- Approx  $10^3$  difference in speed, size, cost between levels

I/O - extremely slow

Keyboard - order of seconds  
CPU - order of ns

↓ - when an I/O request comes in, the processor gets interrupted


interrupts: - processor puts contents of what it was working  
on on a "hold" register then resumes later

- analogy: put phone call on hold, switch, resume

- processor can also be interrupted b/c of infinite loops,  
divide by zero errors, etc.

### Direct Memory Access (DMA)

- "another processor" dedicated for accessing memory / I/O  
so don't have to interrupt processor



Example Print location 100 of memory (I/O request)

↓  
would have to interrupt CPU if no DMA