


Stewart Dulaney
CS 42
Section 4105
SID: 1545566

Chapter 2 Problems

2-1 Boolean Function Example - Power Windows

$$L(D, X, A) = D\bar{X} + A$$

D	X	A	L
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1



2-2 Complementing Functions

Find the complement of $F_1 = \bar{X}YZ + \bar{X}\bar{Y}Z$ and $F_2 = X(\bar{Y}\bar{Z} + YZ)$

$$\begin{aligned}\bar{F}_1 &= \overline{\bar{X}YZ + \bar{X}\bar{Y}Z} \\ &= \overline{\bar{X}YZ} \cdot \overline{\bar{X}\bar{Y}Z} \\ &= (X + \bar{Y} + Z)(X + Y + \bar{Z})\end{aligned}$$

$$\begin{aligned}\bar{F}_2 &= \overline{X(\bar{Y}\bar{Z} + YZ)} \\ &= \bar{X} + \overline{(\bar{Y}\bar{Z} + YZ)} \\ &= \bar{X} + (\bar{Y}\bar{Z})(YZ) \\ &= \bar{X} + (Y + Z)(\bar{Y} + \bar{Z})\end{aligned}$$

2-3 Complementing Functions by Using Duals

$$\begin{aligned}F_1 &= \bar{X}YZ + \bar{X}\bar{Y}Z \\ &= (\bar{X}YZ) + (\bar{X}\bar{Y}Z)\end{aligned}$$

$$F_1 \text{ Dual} = (\bar{X} + Y + \bar{Z})(\bar{X} + \bar{Y} + Z)$$

$$\bar{F}_1 = (X + \bar{Y} + Z)(X + Y + \bar{Z})$$

$$\begin{aligned}F_2 &= X(\bar{Y}\bar{Z} + YZ) \\ &= X((\bar{Y}\bar{Z}) + (YZ))\end{aligned}$$

$$F_2 \text{ Dual} = X + (\bar{Y} + \bar{Z})(Y + Z)$$


$$\bar{F}_2 = \bar{X} + (Y + Z)(\bar{Y} + \bar{Z})$$

2-4

Another 2-Variable Map Example

2-5

$$G(A, B) = \sum m(1, 2)$$



1 2


01 10

$$\bar{A}\bar{B} + A\bar{B}$$

$$G(A, B) = \bar{A}\bar{B} + A\bar{B}$$

2-5 Three-Variable Map Simplification

$$F(A, B, C) = \sum m(0, 1, 2, 3, 4, 5)$$



0, 1, 3, 2

0 0 0

0 0 1

0 1 1

0 1 0

 \bar{A}

0, 1, 4, 5

0 0 0

0 0 1

1 0 0


1 0 1

 \bar{B}

$$F = \bar{A} + \bar{B}$$



2-6 Three - Variable Map Simplification 2

$$G(A, B, C) = \sum m(0, 2, 4, 5, 6)$$



4, 5


0, 2, 4, 6




$$G(A, B, C) = A\bar{B} + \bar{C}$$

2-7 Three - Variable Map Simplification 3


$$H(A, B, C) = \sum m(1, 3, 4, 5, 6)$$




1, 3



4, 5



4, 6




$$H = \bar{A}C + A\bar{B} + A\bar{C}$$

2-8

Four-Variable Map Simplification 1

$$F(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13)$$



0, 1, 4, 5, 8, 9, 12, 13

0, 2, 4, 6

0, 2, 8, 10

0 0 0 0

0 0 0 0

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 0

0 1 0 0

0 1 0 0

1 0 0 0

0 1 0 1

0 1 1 0

1 0 1 0

1 0 0 0

 $\bar{A} \bar{B}$ $\bar{B} \bar{D}$

1 0 0 1

1 1 0 0

1 1 0 1

 \bar{C}


$$F = \bar{C} + \bar{A}\bar{D} + \bar{B}\bar{D}$$

$$\bar{C} + \bar{A}\bar{D} + \bar{B}\bar{D} = 0$$


2-9

Four-Variable Map Simplification 2

$$G(A, B, C, D) = \bar{A}\bar{C}\bar{D} + \bar{A}D + \bar{B}C + CD + A\bar{B}\bar{D}$$



$$G(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 7, 8, 10, 11, 15)$$



0, 2, 8, 10

0	0	0	0
0	0	1	0
1	0	0	0
1	0	1	0

$\bar{B}\bar{D}$

0, 1, 4, 5

0	0	1	0
0	0	0	1
0	1	0	0
0	1	0	1

$\bar{A}\bar{C}$

3, 7, 11, 15

0	0	1	1
0	1	1	1
1	0	1	1
1	1	1	1

CD

$$G = \bar{B}\bar{D} + \bar{A}\bar{C} + CD$$

2-10

Simplification Using Prime Implicants

		CD				C					
		AB	00	01	11	10	10	00	01	11	
A	B	00	0	1	3	2	2	0	1	3	
		01	4	5	7	6	6	4	5	7	
1	1	12	13	15	14	10	10	12	13	15	
10	10	8	9	11	10	8	9	11	10	8	

		D
1, 3, 5, 7	1	4, 5, 6, 7
0001	0100	0110
0011	0101	0110
0101	0110	1100
0111	0111	1110
AD	AB	B̄D

Prime Implicants : $\bar{A}D$, $\bar{A}B$, $B\bar{D}$ Essential Prime Implicants : $\bar{A}D$, $B\bar{D}$ Nonessential Prime Implicants : $\bar{A}B$

$$F = \bar{A}D + B\bar{D}$$

2-11 Simplification Via Essential and Nonessential Prime Implicants

	CD AB	00	01	11	10	11
00	1			3	2	
01	4	5		7	6	
11	12	13	12	15		14
10	8	9		4	10	
0	5, 13	12, 13	11, 15	13, 15	10, 11	
<u>$\bar{A}\bar{B}\bar{C}\bar{D}$</u>	<u>0101</u>	<u>1100</u>	<u>1011</u>	<u>1101</u>	<u>1010</u>	
	<u>$B\bar{C}D$</u>	<u>$A\bar{B}\bar{C}$</u>	<u>ACD</u>	<u>ABD</u>	<u>$A\bar{B}C$</u>	

Prime Implicants: $\bar{A}\bar{B}\bar{C}\bar{D}$, $B\bar{C}D$, $AB\bar{C}$, ACD , ABD , $A\bar{B}C$
 nonessential

Essential Prime Implicants: $\bar{A}\bar{B}\bar{C}\bar{D}$, $B\bar{C}D$, $AB\bar{C}$, $A\bar{B}C$

$$F = \bar{A}\bar{B}\bar{C}\bar{D} + B\bar{C}D + AB\bar{C} + A\bar{B}C + \left(\begin{array}{l} ACD \\ \text{or} \\ ABD \end{array} \right)$$

2-12

Simplifying a Function Using the Selection Rule

$$F(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 10, 11, 13, 15)$$

		CD	00	01	11	10
		AB	00	01	11	10
	00	0	1		3	
	01	4		5	7	6
	11	12		13	15	14
	10	8	9		11	10

0, 1, 4, 5

0000	0000	0010	0101	1101	1011	1010
0001	0010	1010	1101	1111	1111	1011
0100	$\bar{A}\bar{B}D$	$\bar{B}C\bar{D}$	$B\bar{C}D$	ABD	ACD	$A\bar{B}C$
0101						
$\bar{A}\bar{C}$						

Prime Implicants: $\bar{A}\bar{C}$, $\bar{A}\bar{B}\bar{D}$, $\bar{B}C\bar{D}$, $B\bar{C}D$, ABD, ACD, $A\bar{B}C$ Essential Prime Implicants: $\bar{A}\bar{C}$

$$F = \bar{A}\bar{C} + ABD + A\bar{B}C + \bar{A}\bar{B}\bar{D}$$

2-13

Simplifying a Product-of-Sums Form

$$F(A, B, C, D) = \sum m(0, 1, 2, 5, 8, 9, 10)$$

AB CD

0	1	3	2
1	1	0	1
4	5	7	6
0	1	0	0
12	13	15	14
0	0	0	0
8	9	11	10
1	1	0	1

4, 6, 12, 14

0100
0110
1100
1110
BD

3, 7, 11, 15

0011
0111
1011
1111
CD

12, 13, 14, 15

1100
1101
1110
1111
AB

$$\bar{F} = AB + CD + B\bar{D}$$

$$\bar{F}_{\text{Dual}} = (A + B)(C + D)(B + \bar{D})$$

$$F = (\bar{A} + \bar{B})(\bar{C} + \bar{D})(\bar{B} + D)$$

2-14

Simplification with Don't-Care Conditions

$$F(A, B, C, D) = \sum m(1, 3, 7, 11, 15)$$

$$d(A, B, C, D) = \sum m(0, 2, 5)$$

		CD		C					
		00	01	11	10	00	01	11	10
AB		00	X	1	1	3		2	X
01	00	4		5		7		6	
	01	O		X		1		O	
11	00		12	13	15		14		
	11	O		O	1		O		
10	00	8		9	11		10		
	10	O		O	1		O		

0, 1, 2, 3 3, 7, 11, 15

00	00	00	11
00	01	01	11
00	10	10	11
00	11	11	11

 $\bar{A} \bar{B}$

CD

$$F = CD + \bar{A}\bar{B}$$

2-15

Calculation of Gate Delay Based on Fan-Out

$$t_{pd} = 0.07 + 0.021 \times 5L \text{ ns}$$

$$t_{pd} = 0.07 + 0.021 \times (0.80 + 1.00 + 1.00)$$

$$t_{pd} = 0.129 \text{ ns}$$

2-16

Structural VHDL for a Two-Bit Greater-Than Comparator Circuit

-- Two-bit greater-than circuit: Structural VHDL Description

library ieee, lCDF_vhdl;

use ieee.std_logic_1164.all, lCDF_vhdl.func_prims.all;

entity comparator_greater_than_structural is

port (A: in std_logic_vector (1 downto 0);

B: in std_logic_vector (1 downto 0);

A_greater_than_B : out std_logic);

end comparator_greater_than_structural;

architecture structural of comparator_greater_than_structural is

component NOT1

port (in1: in std_logic;

out1: out std_logic);

end component;

component AND2

port (in1, in2: in std_logic;

out1: out std_logic);

end component;

component AND3

port (in1, in2, in3: in std_logic;

out1: out std_logic);

end component;

```

Component OR3
port (in1, in2, in3 : in std_logic;
      out1 : out std_logic);
end component;

signal BI_n, BO_n, and0_out, and1_out, and2_out : std_logic;
begin
  inv_0: NOT1 port map (in1 => B(0), out1 => BO_n);
  inv_1: NOT1 port map (B(1), BI_n);
  and_0: AND2 port map (A(1), BI_n, and0_out);
  and_1: AND3 port map (A(1), A(0), BO_n, and1_out);
  and_2: AND3 port map (A(0), BI_n, BO_n, and2_out);
  or0: OR3 port map (and0_out, and1_out, and2_out, A-greater-than-B);
end structural;

```

2-17 Dataflow VHDL for a Two-Bit Greater-Than Comparator Circuit

```

-- Two-bit greater-than circuit: Dataflow VHDL Description
library ieee;
use ieee.std_logic_1164.all;

entity comparator_greater_than_dataflow is
  port (A: in std_logic_vector (1 downto 0);
        B: in std_logic_vector (1 downto 0);
        A-greater-than-B: out std_logic);
end comparator_greater_than_dataflow;

```

```

architecture dataflow of comparator_greater_than_dataflow is
  signal BI_n, BO_n, and0_out, and1_out, and2_out : std_logic;
begin

```

```

    BI_n <= not B(1);
    BO_n <= not B(0);
    and0_out <= A(1) and BI_n;

```

```
and1_out <= A(1) and A(0) and B0_n;  
and2_out <= A(0) and B1_n and B0_n;  
A-greater-than-B <= and0_out or and1_out or and2_out;  
end dataflow;
```

2-18 VHDL for a Two-Bit Greater-Than Comparator Using When-Else

```
-- Two-bit greater-than circuit: Conditional VHDL Description  
-- using when-else  
library ieee;  
use ieee.std_logic_1164.all;  
  
entity comparator_greater_than_behavioral is  
port ( A: in std_logic_vector (1 downto 0);  
      B: in std_logic_vector (1 downto 0);  
      A-greater-than-B: out std_logic );  
end comparator_greater_than_behavioral;
```

```
architecture when_else of comparator_greater_than_behavioral is  
begin
```

```
  A-greater-than-B <= '1' when (A > B) else  
    '0';  
end when-else;
```

2-19 VHDL for a Two-bit Greater-Than Comparator Using With-Select

-- Two-bit greater-than circuit: Conditional VHDL Description

-- using with-select

library ieee;

use ieee.std_logic_1164.all, ieee.std_logic_unsigned.all;

entity comparator_greater_than_behavioral2 is

port (A: in std_logic_vector(1 downto 0);

 B: in std_logic_vector(1 downto 0);

 A-greater-than-B: out std_logic);

end comparator_greater_than_behavioral2;

architecture with-select of comparator_greater_than_behavioral2 is

begin

 with A select

 A-greater-than-B <= '0' when "00",

 B(0) nor B(1) when "01",

 not B(1) when "10",

 B(0) nand B(1) when "11",

 and module 'X' when others;

 end with_select;

2-19 VHDL for a Two-bit Greater-Than Comparator Using With-Select

-- Two-bit greater-than circuit: Conditional VHDL Description

-- using with-select

library ieee;

use ieee.std_logic_1164.all, ieee.std_logic_unsigned.all;

entity comparator_greater_than_behavioral2 is

port (A: in std_logic_vector(1 downto 0);

B: in std_logic_vector(1 downto 0);

A-greater-than-B: out std_logic);

end comparator_greater_than_behavioral2;

architecture with-select of comparator_greater_than_behavioral2 is

begin

with A select

A-greater-than-B <= '0' when "00",

B(0) nor B(1) when "01",

not B(1) when "10",

B(0) nand B(1) when "11",

'X' when others;

end with-select;

2-20 Structural Verilog for a Two-Bit Greater-Than Circuit

// Two-bit greater-than circuit : Verilog structural model

module comparator_greater_than_structural (A, B, A_greater_than_B);

input [1:0] A, B;

output A_greater_than_B;

wire BO_n, BI_n, and0_out, and1_out, and2_out;

not

inv0(BO_n, B[0]), inv1(BI_n, B[1]);

and

and0(and0_out, A[1], BI_n);

and1(and1_out, A[0], BO_n);

and2(and2_out, A[0], BI_n, BO_n);

or

or0(A_greater_than_B, and0_out, and1_out, and2_out);

endmodule

2-21 DataFlow Verilog for a Two-Bit Greater-Than Comparator

// Two-bit greater-than circuit : Dataflow model

module comparator_greater_than_dataflow (A, B, A_greater_than_B);

input [1:0] A, B;

output A_greater_than_B;

wire BI_n, BO_n, and0_out, and1_out, and2out;

assign BI_n = ~B[1];

assign BO_n = ~B[0];

assign and0_out = A[1] & BI_n;

assign and1_out = A[1] & A[0] & BO_n;

assign and2_out = A[0] & BI_n & BO_n;

assign A_greater_than_B = and0_out | and1_out | and2_out;

endmodule

2-22 Verilog for a Two-Bit Greater-Than Comparator Using Conditional Operator

// Two-bit greater-than circuit: Conditional model

```
module comparator_greater_than_conditional2 (A,B,A-greater-than-B);
    input [1:0] A,B;
    output A-greater-than-B;
    assign A-greater-than-B = (A > B) ? 1'b1 :
        1'b0;
endmodule
```

2-23 Verilog for a Two-Bit Greater-Than Circuit Using Behavioral Model

// Two-bit greater-than circuit: Conditional model

```
module comparator_greater_than_behavioral (A,B,A-greater-than-B);
    input [1:0] A,B;
    output A-greater-than-B;
    assign A-greater-than-B = (A == 2'b00) ? 1'b0 :
        (A == 2'b01) ? ~ (B[1] | B[0]) :
        (A == 2'b10) ? ~ B[1] :
        (A == 2'b11) ? ~ (B[1] & B[0]) :
        1'bx;
endmodule
```

2022-24 Verilog for a Two-Bit Greater-Than Circuit Using a Behavioral Description

```
// Two-bit greater-than circuit: Behavioral model
module comparator_greater_than_behavioral (A,B,A_greater_than_B);
    input [1:0] A,B;
    output A_greater_than_B;
    assign A_greater_than_B = A > B;
endmodule
```

laborum (arbitrando quod si finis) multo-metato HDL-a ut pulchri

: (A > B) = (A[1]>B[1]) & (A[0]>B[0])

$$: \text{OD}'S = (\text{OD}'S = A) = A \text{ and } B \text{ negated. A negated}$$

$$: (\text{OD}'S + \text{D}'S) = S(\text{OD}'S = A)$$

$$= \text{OD}'S = S(\text{OD}'S = A)$$

$$: (\text{OD}'S + \text{D}'S) = S(\text{OD}'S = A)$$

$$= \text{OD}'S = S(\text{OD}'S = A)$$