

Use Case Guide

Feb 2012

DM816x Decode Display - Use Case Guide

ABSTRACT

This document explains the capabilities and limitations of the below use-case of DVR-RDK

• Multichannel Decode & Display (NVR) Use-case

These use-cases are targeted for DM816x SoC from TI

ABSTRACT	1
1 Overview	2
Use-case summary	2
Target Applications	3
Resolutions	3
2 Features	4
System	4
Decode	4
Decode Parameters	4
Display	5
Other requirements	5
3 Limitations	
4 DM8168: 32ch D1 Decode & Display – Additional Details	8
Data Flow	8
Measured Performance	9
Frame-rate	9
CPU Load (Measured)	9

Copyright © Texas Instruments Incorporated. All rights reserved.

Information in this document is subject to change without notice. Texas Instruments may have pending patent applications, trademarks, copyrights, or other intellectual property rights covering matter in this document. The furnishing of this documents is given for usage with Texas Instruments products only and does not give you any license to the intellectual property that might be contained within this document. Texas Instruments makes no implied or expressed warranties in this document and is not responsible for the products based from this document.



1 Overview

Use-case summaryA summary of the use-cases is given below

Product	Description		
Multichannel Decode & Display Use-case (DM8168)	Decode upto 32Ch D1 @30fps and dual HD mosaic Display with a max of 16 windows per mosaic display		



Target Applications

This use-case is targeted for the below applications

- Hybrid DVR
- NVR

Resolutions

NTSC / PAL Resolutions	NTSC - 30fps	PAL - 25fps
D1	704x480	704x576
VGA	640x480	640x480
2CIF	704x240	704x288
CIF	352x240	352x288
QVGA	320x240	320x240
QCIF	176x120	176x144

_

HD / VESA Resolutions	
1080p	1920x1080 30/60Hz
720p	1280x720 60Hz
SXGA	1280x1024 60Hz
XGA	1024x768 60Hz



2 Features

System	
DM8168 Part Number	DM8168 PG2.0
DDR	1GB
Linux Memory	128MB
Decode	
H264 Decode	o A Max of 32ch D1 H264-HP Decode @ 30fps
	o OR a Max of 12ch 720p @ 30fps
	o OR a Max of 6ch 1080p @ 30fps
H264 Profile	o High Profile (HP)
supported	o Base Profile (BP)
	o Main Profile (MP)
MPEG4 Decode	A Max of 32ch D1 MPEG4-SP Decode @ 30fps
MJPEG Decode	A Max of 32ch D1 MJPEG Decode
Max resolution supported	HD (1920x1080)
Min resolution supported	QCIF (ideally all resolution upto HD shall be supported. But resolution < QCIF is not verified)
Combo	Any Combination of the above shall be supported
Generic Decoder support	Generic Decoder support is verified only with H264
Decode Parameter	S
Disable Channel	Support Disabling specific Channel
Enable channel	Support Enabling a specific Channel
T-Play Support	I-frame based fast-forward, fast-rewind.
	Decoder will generate Target Frame Rate for Trick-Play from the available input frame-rate. Please note that the input frame rate >= Target frame rate



-		
Display		
Number of Display	2 HD display (On-chip & off-Chip HDMI)	
Display 0	HD Display 0: On-Chip HDMI max 1080p60	
Display 1	HD Display 1: via DVO2 (Off-Chip HDMI) max 1080p60	
Display 2	SD display is not supported in this use-case, but can be added	
Display Resolutions	HDMI / VGA Monitor:	
	1080p60 - 1920x1080 @ 60Hz	
	720p60 – 1280x720 @ 60Hz	
	SXGA - 1280x1024 @ 60Hz	
	XGA - 1024x768 @ 60Hz	
	SD Display:	
	NTSC - 720x240 @ 60Hz - interlaced	
	PAL - 720x288 @ 50Hz - interlaced	
	Resolution can be changed dynamically.	
Playback frame-rate	1x1 Layout	
and supported	2x2 Layout	
display mosaic layouts	3x3 Layout	
14,040	4x4 Layout	
	2x2 +4ch Layout	
	1+5 Layout	
	1+7 Layout + A few more	
	All layouts @30fps	
Graphics	- Not supported in this use-case currently, but can be added.	
	o Via FBDev	
	o 16/32-bit Graphic on one or both display	
Switch Layout	Support dynamic Switching between layouts	
Switch Channels	Support dynamically changing the channels in the layout	
Layout Grid lines	Should be done using GRPX plane	
Other requirements		
Boot logo	Yes, via Uboot	
	720P60 display of 1280x720 resolution bitmap on On-Chip HDMI. HDMI TV should support 720P60 mode.	
Boot time	- Power ON to boot logo - 5-10secs	
	- Power ON to Display live preview - 30-45 secs	
Networking	NOT USED	
SATA	NOT USED	



USB	NOT USED
PCIe	Taken care by Customer



3 Limitations


These data flows have the following limitations / constraints

- These data flows are implemented for DM816x SoC.
- SD display is not supported currently
- Graphic support is not added currently
- Multiple references frames is supported but only 1 reference frame(B-frame) has been tested extensively, hence limited Generic Decoder testing has been conducted for H264
- The numbuf should always be greater than the displaydelay and preferably the difference between them should be five or more
- Keep the numbuf = 16 and displaydelay = 10 in the ini file, for generic streams which have multiple reference buffers
- Limitted error stream testing has been done
- Decoder assume the first frame shall be an IDR frame (SPS/PPS + I frame)
- MPEG4-ASP is not supported



4 DM8168: 32ch D1 Decode & Display – Additional Details

Data Flow





Measured Performance

Frame-rate

All 32ch D1 @ 30fps

CPU Load (Measured)

Processor	CPU load in %
M3 VPSS	30 %
M3 Video	60 %
DSP	0 %