

# Generating trustworthy hardware/software I<sup>2</sup>C drivers for board management controllers


Zikai Liu




Daniel Schwyn Prof. Timothy Roscoe




# All behind the scene




# State-of-the-art BMC firmware is not trustworthy




# Solution: secure BMC with seL4 via cyber retrofit




# I<sup>2</sup>C is a bus-based protocol




4 symbols




# I<sup>2</sup>C is a layered protocol



# I<sup>2</sup>C is a layered protocol




# Only if everything conforms to the standard...



I<sup>2</sup>C standard read (transaction)




AS5011 hall sensor read (its register)




# Efeu

(Ivy)



I<sup>2</sup>C Stack




**Efeu: generating efficient, verified, hybrid hardware/software drivers for I2C devices**  
*EuroSys'25 (to appear)*

# Specify the whole system

## ESI: Efeu System Information

```
layer Electrical;
layer Symbol;
interface <Electrical, Symbol> {
    => {
        bit scl;
        bit sda;
    },
    <= {
        bit scl;
        bit sda;
    },
};
```

A light-weight  
DSL




## ESM: Efeu State Machine

```
void Symbol() {
    ByteToSymbol b;
    ElectricalToSymbol e;
    ...
NEXT:
    b = talkByte(DONE);
    if (b.symbol == START) {
        e = talkElectrical(1, 1);
        e = talkElectrical(1, 0);
        goto NEXT,
    }
    ...
}
```


A subset-C  
DSL

# Reuse layers for non-compliant devices

AS5011 hall sensor read (its register)



# Layers in Promela: processes



## ESM

```
void Symbol() {  
    ByteToSymbol b;  
    ...  
    b = talkByte(DONE);  
    ...  
}
```

Promela  
backend

```
process  
channel  
proctype Symbol(  
    chan ToByte; /* { mtype } */  
    chan FromByte; /* { mtype } */  
    ...  
) {  
    ByteToSymbol b;  
    ...  
    ToByte ! DONE;  
    FromByte ? b.symbol;  
    ...  
}
```

write to channel

read from channel


Written

Generated

# Verifier architecture

“What input can the Byte layers get from above”

Unit under test  
(processes)



“If the controller sends byte 42, the responder should receive 42”

SPIN model  
checker

Handwritten Promela  
Generated Promela

No live-/deadlocks.  
All assertions pass.


# Verifiers and Assumptions

The assemblage of layer \_\_\_\_\_ and below  
conforms to the behavior specification


- 1 controller 1 responder:  
Symbol/Byte/Transaction/EEPROM driver
- 1 controller N responders:  
EEPROM driver
- KS0127 video encoder:  
Byte/Transaction
- Raspberry Pi:  
Byte w/ and w/o clock stretching

- Efeu compiler is trusted
- Downstream toolchains  
(compilers, EDA tools) are trusted
- Electrical layer correctly  
retimes the discrete ticks to  
the I<sup>2</sup>C bus ticks


# Promela backend: layer → process



# Lightweight software implementation



# Lightweight software implementation




# C backend: layer → coroutines

	ESM	Promela	Generated C
Protocol layer	Coroutine	Process	<u>Case statement-based coroutine</u>
Inter-layer communication	talk derivative	channel operations	<u>Case statement-based coroutine switch</u>


# HDL backend: layer → Verilog module

	ESM	Promela	C	HDL
Protocol layer	Coroutine	Process	Case statement-based coroutine	<u>Verilog module</u>
Inter-layer communication	talk derivative	channel operations	Case statement-based coroutine switch	<u>Handshaking protocol</u>


# We know this because we build hardware



<https://enzian.systems/>




# Demo!



What you will see:

- seL4 Microkit .system file
- MMIO helper functions using seL4 system calls
- Generated C code for the EEPROM driver layer
- Read/write the EEPROM

# A glimpse into the future



# Efeu: generating efficient, verified, hybrid hardware/software drivers for I2C devices


EuroSys'25 (to appear)

[zikailiu.com/about/efeu.pdf](http://zikailiu.com/about/efeu.pdf)



Efeu compiler, models, FPGA designs... **All open source!**

[https://gitlab.inf.ethz.ch/  
project-opensockeye/efeu](https://gitlab.inf.ethz.ch/project-opensockeye/efeu)



**Talk to us!**