


Verified ZynqMP DMA Driver in Concurrent Separation Logic

Gordon Stewart Riverside Research


Gregory Malecha
BlueRock Security

seL4 Summit, Prague, Czechia 3 Sep 2025


Operating Systems Verification at BlueRock Security




Device Drivers



Example #1: Character Device (UART)



Example #2: Direct-Memory Access (DMA, simple mode)



Outline



Protocol-based verification by example:


PL011

ZynqMP DMA

seL4



Protocol-based Driver Verification




Device and driver run concurrently.

Treat each as a thread.

Interactions are on the shared state of the device.




Device and driver run concurrently





Treat driver and device as independent "threads"






```
Model state of a
 UART device
```

```
(* Device State: *)
#[local] Notation RxQ := (Queue.t N queue size) (only parsing).
                                                                            Device
#[local] Notation TxQ := (Queue.t N queue size) (only parsing).
Record State : Type :=
 { rx : RxQ (* the receive buffer *)
  ; tx : TxQ (* the transmit buffer *)
  ; regs : @map Reg N (* the register state *)
  ; irq raised : @map Irq bool (* interrupts currently asserted *)
  ; irqs : list IntAction }. (* pending irqs (not yet delivered) *)
                                                      WRITE DR s c (pf : ~Queue.full s.(tx))
                                                               (:s.^n uart enabled) (:trimN8 c = c):
                                                      let new tx := Queue.enqueue c s.(tx) pf in
                                                      step s
                                                           (System (CpuWrite (natural size of DR) (offset of DR) c))
                  Example MMIO write step
                                                           (s &:
                                                                   tx .= new tx
                                                              &:
```

txintr .= false)



Driver view of state st

Device view of state st'





Consistency:

State.frag γ st ** State.auth γ st' -* [|st=st'|] ** ...


Update:

State.frag γ st ** State.auth γ st' -* => State.frag γ new_st ** State.auth γ new_st



Arbitrary new device state...

```
inv ns (Exists ... (st : state),
...
State.frag γ st).
```




Device

State.auth γ st



MMIO Operations



If MMIO::write is safe for current device state st,

Then MMIO::write updates device state to some st' reachable via a CpuWrite event.

Overall postcondition is some consequence $\mathbb Q$.




MMIO write spec, formally

```
Assuming some device state
                                                                    (will be constrained in a bit)
Definition state inv \gamma (ns : namespace) : mpred :=
 inv ns (Exists ... (st : state),
           State.frag \gamma. (state) st).
                                                                   ... and it is safe to write to the
Definition mmio write spec (sz : bitsize) : WpSpec cpp := _
                                                                   device register in this state ...
  let ty := Tint sz Unsigned in
  \with ydev offset Q ns
  \arg{port} "port" (Vptr port)
  \arg{val} "val" (Vn val) \prepost port |-> MMIOReg sz offset dev
  \pre AU
    <<∀ st, State.frag γdev st ** [| write_safe st sz offset val |]>>
      @ protocol mask ns, protocol mask ns \ \ \ \ \ tateinv ns ns
    <<3 st',
      [| dev step st (System (CpuWrite (bitsN sz) offset val)) st' |] **
      State.frag ydev st',
    COMM Q>>
                                  ... then the device will update its state to st',
  \post Q.
                                      in accord with its operational model.
```

Protocols to constrain device states

```
inv ns (Exists ... (st : state),
...
State.frag γ st).

Arbitrary state
```




```
State.frag ydev st **
[| write_safe st sz offset val |]
```

How to prove safety (and other deeper properties)?





Protocols to constrain device states






PL011: Interpretation of Steady_state



ZynqMP DMA Protocol






Working_state

```
Definition wp copy
 (c : copy) (* Copy continuation *)
                                                              Protocol phase corresponding to
 (sptr dptr : ptr) (* Ptr start of src/dest arrays *)
                                                              "currently performing a copy"
 (1 : list N) (* Data to be copied *)
 (q: Qp) (* Ownership of src transferred to device *)
: mpred :=
 let s := c.(src base) in
 let d := c.(dst base) in
 let to write := (sizen - num written)%N in
 pinned bytes size s sptr ** pinned bytes size d dptr **
 [ | c.(len) = N.of nat (List.length l) | ] **
 [| (s \leq= c.(src) /\ c.(src) \leq= s + sizen)%N |] **
                                                           1 is overall list of bytes to
 [ | (d \le c.(dst) / c.(dst) \le d + sizen) %N | ] **
                                                           be copied
 [| 1 = take (N.to nat num written) 1 ++ -
    c. (data) ++
                                                       Device is somewhere in the
    drop (N.to nat num read) 1 | ] ** --
 [ | 1 = map (fun n => (n \cdot mod \cdot 2 \cdot 8) %N) 1 | ] **
                                                       middle of a copy
 sptr |-> bytesR q l **
dptr |-> bytesR 1 (take (N.to nat num written) 1) **
dptr .[ T uchar ! num written ] |-> anyR (Tarray T uchar to write) 1.
```

Protocols cannot block devices

```
Definition state inv \gamma (ns : namespace) : mpred :=
 inv ns (Exists (P: T) (st: state),
                                                           Arbitrary P could constrain the
           Proto.frag γ. (proto) (1/2) P **
                                                            device state in ways that are
           interp P st **
                                                                   incompatible
           State.frag \gamma.( state) st).
                                                              with steps device takes
                                                              independently of driver.
```



to MMIO write

Protocols cannot block devices

Compatible (I : state -> mpred) : mpred :=

(\square (Forall st, I st -* wp step st I))%I.

I is closed and safe for device steps

Weakest precondition predicate transformer for device semantics



PL011 read byte

```
Definition read_byte_spec (this : ptr) : WpSpec_cpp :=
  \with γ q before
  \arg{out} "out" (Vptr out)
  \arg{timeout_tsc} "timeout_tsc" (Vn timeout_tsc)
  \prepost this |-> chardev_drvR γ q
  \pre In_trace γ before
  \pre out |-> anyR T_uchar 1
  \post{r}[Verrno r]
  if decide (r = ENONE) then
   Exists c, In_trace γ (before ++ [c]) ** out |-> uint8R 1 c
  else In_trace γ before ** out |-> anyR T_uchar 1.
```



Simple-mode ZynqMP DMA

```
Definition memcopy spec (this : ptr) : WithPrePost :=
 \with \gamma proto \gamma \gamma dma sptr dptr q l
 \arg{dest pa} "dest pa" (Vn dest pa)
 \arg{source pa} "source pa" (Vn source pa)
 \arg "len" (Vn (N.of nat (List.length 1)))
                                                                   Device starts and ends in
 \arg{timeout tsc} "timeout tsc" (Vn timeout tsc)
                                                                   Proto idle state
 \require 0 < List.length 1</pre>
 \require bound W32 Unsigned (Z.of nat (List.length 1))
 \prepost this |-\rangle ZynqdmaR (Proto idle \gamma) \gamma proto \gamma dma proto full
 \prepost driver regs v
 \prepost pinned bytes (List.length 1) source pa sptr
 \prepost pinned bytes (List.length 1) dest pa dptr
 \prepost sptr |-> bytesR q 1
 \pre dptr |-> anyR (Tarray (Tint char bits Unsigned) (N.of nat (length 1))) 1
 \post{r}[Verrno r]
                                          Bytes 1 copied to
  if decide (r = ENONE)
                                          destination buffer
  then dptr |-> bytesR 1 1
  else dptr |-> anyR (Tarray (Tint char bits Unsigned) (N.of nat (length 1))) 1.
Definition memcopy spec := [CHECK]
```

BlueRock RIVERSIDE

SPECIFY (exact " ZN10Zynqmp dma7memcopyEmmmy") memcopy spec .

seL4 Connections

Device

Figure 3.1: Device model.

RAM

Notification

Control


Metadata/

CPU

Cache

https://trustworthy.systems/projects/drivers/sddf-design.pdf

Data



E.g., device drivers proved in concurrent separation logic

pluggable proof engines?





Thanks!

Gordon StewartRiverside Research

gstewart@riversideresearch.org

Gregory Malecha
BlueRock Security

gregory@bluerock.io