

# 7-V to 50-V Input, 2.5-A Step-Down, Integrated Power Solution


Check for Samples: TPS84250

#### **FEATURES**

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- Wide Input Voltage Range from 7 V to 50 V
- Output Adjustable from 2.5 V to 15 V
- 65-V Surge Capability
- Efficiencies Up to 96%
- Adjustable Switching Frequency (300 kHz to 1 MHz)
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Output Voltage Sequencing and Tracking
- Power Good Output
- Programmable Undervoltage Lockout (UVLO)
- Output Overcurrent Protection
- Over Temperature Protection
- Pre-Bias Output Start-Up
- Operating Temperature Range: –40°C to 85°C
- Enhanced Thermal Performance: 14°C/W
- Meets EN55022 Class B Emissions
- For Design Help Visit http://www.ti.com/TPS84250

#### **APPLICATIONS**

- Industrial and Motor Controls
- Automated Test Equipment
- Medical and Imaging Equipment
- High Density Power Systems




#### DESCRIPTION

The TPS84250 is an easy-to-use integrated power solution that combines a 2.5-A DC/DC converter with an inductor and passives into a low profile, QFN package. This total power solution allows as few as five external components and eliminates the loop compensation and magnetics part selection process.

The small 9 mm  $\times$  11 mm  $\times$  2.8 mm, QFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with greater than 90% efficiency and excellent power dissipation capability. The TPS84250 offers the flexibility and the feature-set of a discrete point-of-load design and is ideal for powering a wide range of ICs and systems. Advanced packaging technology affords a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

Figure 1. SIMPLIFIED APPLICATION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ABSOLUTE MAXIMUM RATINGS(1)**

over operating temperature rang	MIN	MAX	UNIT	
	VIN	-0.3	65	V
	INH/UVLO	-0.3	5	V
	VADJ	-0.3	3	V
Input Voltage	PWRGD	-0.3	6	V
	SS/TR	-0.3	3	V
	STSEL	-0.3	3	V
	RT/CLK	-0.3	3.6	V
Output Voltage	PH	-0.6	65	V
	PH 10ns Transient	-2	65	V
	VOUT	-0.6	VIN	V
V <sub>DIFF</sub> (GND to exposed thermal pad)			±200	mV
0	RT/CLK		100	μA
Source Current	INH/UVLO		100	μΑ
O'ala Ossana at	SS/TRK		200	μΑ
Sink Current	PWRGD		10	mA
Operating Junction Temperature			105 <sup>(2)</sup>	°C
Storage Temperature		-65	150	°C
Mechanical Shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		1500	G
Mechanical Vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz		20	1

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-	over operating free-air temperature range (unless otherwise noted)			UNIT
V <sub>IN</sub>	Input Voltage	7	50	V
V <sub>OUT</sub>	Output Voltage	2.5	15	V
$f_{SW}$	Switching Frequency	400	1000	kHz
T <sub>A</sub>	Operating Ambient Temperature	-40	85	°C

## **PACKAGE SPECIFICATIONS**

	UNIT	
Weight		0.9 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	31.7 MHrs

#### ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

<sup>(2)</sup> See the temperature derating curves in the Typical Characteristics section for thermal information.



## **ELECTRICAL CHARACTERISTICS**

-40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5.0 V, I<sub>OUT</sub> = 2.5 A, R<sub>T</sub> = Open C<sub>IN</sub> = 2 x 2.2 µF ceramic, C<sub>OUT</sub> = 2 x 47 µF ceramic (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
l <sub>out</sub>	Output current	Over input voltage and output voltage range			0		2.5	Α
V <sub>IN</sub>	Input voltage range	Over output current ra	ange		7.0(1)		50 <sup>(2)</sup>	V
UVLO	VIN Undervoltage lockout	No hysteresis, Rising	and Falling			2.5		V
V <sub>OUT(adj)</sub>	Output voltage adjust range	Over output current ra	Over output current range				15	V
	Set-point voltage tolerance	T <sub>A</sub> = 25°C; I <sub>OUT</sub> = 100	T <sub>A</sub> = 25°C; I <sub>OUT</sub> = 100 mA				±2.0% <sup>(4)</sup>	
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ +85°C				±0.5%	±1.0%	
$V_{OUT}$	Line regulation	Over input voltage rar	nge			±0.1%		
	Load regulation	Over output current ra	ange			±0.4%		
	Total output voltage variation	Includes set-point, line	e, load, and temperatu	re variation			±3.0% <sup>(4)</sup>	
			V <sub>OUT</sub>	= 12 V, f <sub>SW</sub> = 800 kHz		93 %		
		$V_{IN} = 24 \text{ V}$ $I_{OUT} = 1.5 \text{ A}$	V <sub>OUT</sub> =	= 5.0 V, f <sub>SW</sub> = 500 kHz		84 %		
	Efficiency	1001 = 1.5 A	V <sub>OUT</sub> =	= 3.3 V, f <sub>SW</sub> = 400 kHz		79 %		
η	Efficiency	V <sub>IN</sub> = 48 V	V <sub>OUT</sub>	= 12 V, f <sub>SW</sub> = 800 kHz		87 %		
		I <sub>OUT</sub> = 1.5 A	V <sub>OUT</sub> =	= 5.0 V, f <sub>SW</sub> = 500 kHz		79 %		
			V <sub>OUT</sub> = 3.3 V, f <sub>SW</sub> = 400 kHz			74 %		
	Output voltage ripple	20 MHz bandwith, 0.25 A ≤ I <sub>OUT</sub> ≤ 2.5 A, VOUT ≥ 3.3V				1% <sup>(3)</sup>		V <sub>OUT</sub>
I <sub>LIM</sub>	Current limit threshold					5.1		Α
		Recovery tim		Recovery time		400		μs
	Transient response	1.0 A/µs load step from I <sub>OUT(max)</sub>	1.0 A/µs load step from 50 to 100%  VOUT  OVER/undershoot			90		mV
V <sub>INH</sub>	Inhibit threshold voltage	No hysteresis			1.15	1.25	1.36 (5)	V
	Bull .	V <sub>INH</sub> < 1.15 V				-0.9		μA
I <sub>INH</sub>	INH Input current	V <sub>INH</sub> > 1.36 V				-3.8		μA
I <sub>I(stby)</sub>	Input standby current	INH pin to AGND				1.3	4	μA
		.,		Good		94%		
	DWD OD TI	V <sub>OUT</sub> rising		Fault		109%		
Power Good	PWRGD Thresholds			Fault		91%		
		V <sub>OUT</sub> falling Goo		Good		106%		
	PWRGD Low Voltage	I(PWRGD) = 3.5 mA				0.2		V
f <sub>SW</sub>	Switching frequency	RT/CLK pin OPEN			300	400	500	kHz
f <sub>CLK</sub>	Synchronization frequency				300		1000	kHz
V <sub>CLK-H</sub>	CLK High-Level Threshold					1.9	2.2	V
V <sub>CLK-L</sub>	CLK Low-Level Threshold	CLK Control			0.5	0.7		V
D <sub>CLK</sub>	CLK Duty cycle		25%	50%	75%			
		Thermal shutdown				180		°C
	Thermal Shutdown	Thermal shutdown hy		15		°C		
0	E. C. C. C. C.			Ceramic	4.4 (6)	10		
C <sub>IN</sub>	External input capacitance			Non-ceramic		22		μF
C <sub>OUT</sub>	External output capacitance				100 (7)		430	μF

<sup>(1)</sup> For output voltages ≤ 12 V, the minimum input voltage is 7 V or (V<sub>OLIT</sub>+ 3 V), whichever is greater. For output voltages > 12 V, the minimum input voltage is (1.33 x  $V_{OUT}$ ). See Figure 28 for more details. The maximum input voltage is 50 V or (15 x  $V_{OUT}$ ), whichever is 9. Output voltages < 3.3 V are subject to reduce  $V_{IN(max)}$  specifications and higher ripple magnitudes.

The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external R<sub>SFT</sub> resistor.

Value when no voltage divider is present at the INH/UVLO pin.

A minimum of 4.4µF of ceramic external capacitance is required across the input (VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See Table 1 for more details.

The required capacitance must include at least 2 x  $47\mu F$  ceramic capacitors (or 4 x  $22\mu F$ ). Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 1 for more details.




#### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS84250 RKG 41 PINS	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	14	
ΨЈТ	Junction-to-top characterization parameter <sup>(3)</sup>	3.3	°C/W
ΨЈВ	Junction-to-board characterization parameter (4)	6.8	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance, θ<sub>JA</sub>, applies to devices soldered directly to a 100 mm x 100 mm double-sided, 4-layer PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ<sub>JA</sub>.
- (3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> \* Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> \* Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

#### **DEVICE INFORMATION**

#### **FUNCTIONAL BLOCK DIAGRAM**



Submit Documentation Feedback


Product Folder Links: TPS84250



## **PIN DESCRIPTIONS**

f the device. This node should be treated ad 37 should be connected to PCB lot all pins are connected together pper plane or pour directly under the 8 & 9). See Layout Recommendations.
ad 37 should be connected to PCB lot all pins are connected together pper plane or pour directly under the
ad 37 should be connected to PCB lot all pins are connected together pper plane or pour directly under the
ad 37 should be connected to PCB lot all pins are connected together pper plane or pour directly under the
ad 37 should be connected to PCB lot all pins are connected together pper plane or pour directly under the
pper plane or pour directly under the
ONC pin, or to any other voltage. These
to an isolated pad.
e pins or tie them to a pin of another
the Layout Considerations. These pins
ne another.
ductor. Connect these pins to the output
and PGND. Connect a resistor from these
onnect these pins to the load and to the
be connected to PCB ground planes using
t this pin to the input supply and connect
ogic device to ground this pin to control IN sets the UVLO voltage.
is pin adjusts the output voltage rise time. ntrol.
able the internal SS capacitor. Leave this
h sets the default switching frequency. An use the frequency. This pin can also be
out voltage is more than approximately
voltage.
t cl







## TYPICAL CHARACTERISTICS (VIN = 12 V) (1) (2)




Figure 2. Efficiency vs. Output Current




Figure 3. Voltage Ripple vs. Output Current




Figure 4. Power Dissipation vs. Output Current




Figure 5. Safe Operating Area




Figure 6. V  $_{\rm OUT}=5$  V,  $I_{\rm OUT}=2$  A,  $C_{\rm OUT1}=44$  µF ceramic,  $C_{\rm OUT2}=56$  µF electrolytic,  $f_{SW}=500$  kHz





Figure 7.  $V_{OUT}$ = 3.3 V,  $I_{OUT}$ = 2 A,  $C_{OUT1}$ = 44  $\mu F$  ceramic,  $C_{OUT2}$ = 56  $\mu F$  electrolytic,  $f_{SW}$ = 400 kHz

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 2, Figure 3, and Figure 4.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 5.



## TYPICAL CHARACTERISTICS (VIN = 24 V) (1) (2) (3)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 9, and Figure 10.
- (2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 9.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 11.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



## TYPICAL CHARACTERISTICS (VIN = 36 V) (1) (2) (3)




Figure 18.  $V_{OUT}$ = 5 V,  $I_{OUT}$ = 2 A,  $C_{OUT1}$ = 44  $\mu F$  ceramic,  $C_{OUT2}$ = 56  $\mu F$  electrolytic,  $I_{SW}$ = 500 kHz

10000 Frequency (Hz)

Figure 19.  $V_{OUT}$ = 12 V,  $I_{OUT}$ = 2 A,  $C_{OUT1}$ = 44  $\mu F$  ceramic,  $C_{OUT2}$ = 56  $\mu F$  electrolytic,  $f_{SW}$ = 800 kHz

Frequency (Hz)

10000

Gain

Phase

-30

-40 **-**1000

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 14, Figure 15, and Figure 16.

-90

100000

- (2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 15.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 17.

Product Folder Links: TPS84250

-90

-120 300000

100000

Gain


Phase

-30

-40 1000



## TYPICAL CHARACTERISTICS (VIN = 48 V) (1) (2) (3)



- The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 20, Figure 21, and Figure 22.
- At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 21.
- The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 23.

Product Folder Links: TPS84250

Submit Documentation Feedback

Copyright © 2012-2013, Texas Instruments Incorporated



#### CAPACITOR RECOMMENDATIONS FOR THE TPS84250 POWER SUPPLY

#### **Capacitor Technologies**

#### **Electrolytic, Polymer-Electrolytic Capacitors**

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

#### **Ceramic Capacitors**

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

## **Tantalum, Polymer-Tantalum Capacitors**

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

## **Input Capacitor**

The TPS84250 requires a minimum input capacitance of 4.4 µF of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The ripple current rating of the capacitor must be at least 450 mArms. Table 1 includes a preferred list of capacitors by vendor.

#### **Output Capacitor**

The output capacitance of the TPS84250 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least 100  $\mu$ F of ceramic type (or 2 x 47  $\mu$ F). When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 1 are required. Additional capacitance above the minimum is determined by actual transient deviation requirements. Table 1 includes a preferred list of capacitors by vendor.

Table 1. Recommended Input/Output Capacitors (1)

			CAP	CAPACITOR CHARACTERISTICS				
VENDOR SERIES	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE (μF)	ESR <sup>(2)</sup> (mΩ)			
Murata	X5R	GRM31CR61H225KA88L	50	4.7	2			
TDK	X5R	C3216X5R1H475K	50	4.7	2			
Murata	X5R	GRM32ER61E226K	16	22	2			
TDK	X5R	C3225X5R0J476K	6.3	47	2			
Murata	X5R	GRM32ER60J476M	6.3	47	2			
Sanyo	POSCAP	16TQC68M	16	68	50			
Sanyo	POSCAP	6TPE100MI	6.3	100	25			
Kemet	T530	T530D227M006ATE006	6.3	220	6			

<sup>(1)</sup> Capacitor Supplier Verification, RoHS, Lead-free and Material Details

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

<sup>(2)</sup> Maximum ESR @ 100 kHz, 25°C.



#### **APPLICATION INFORMATION**

#### **TPS84250 OPERATION**

The TPS84250 can operate over a wide input voltage range of 7V to 50V and produce output voltages from 2.5V to 15V. The performance of the device varies over this wide operating range, and there are some important considerations when operated near the boundary limits. This section offers guidance in selecting the optimum components depending on the application and operating conditions.

The user must select three primary parameters when designing with the TPS84250.

- Output Voltage
- UVLO Threshold
- Switching Frequency

The adjustment of each of these parameters can be made using just one or two resistors. Figure 26 below shows a typical TPS84250 schematic with the key parameter-setting resistors labeled.




Figure 26. TPS84250 Typical Schematic

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



#### ADJUSTING THE OUTPUT VOLTAGE

The TPS84250 is designed to provide output voltages from 2.5V to 15V. The output voltage is determined by the value of  $R_{\text{SET}}$ , which must be connected between the VOUT node and the VADJ pin (Pin 36). For output voltages greater than 5.0V, improved operating performance can be obtained by increasing the operating frequency. This adjustment requires the addition of  $R_{\text{RT}}$  between RT/CLK (Pin 31) and AGND (Pin 30). See the Switching Frequency section for more details. Table 2 gives the standard external  $R_{\text{SET}}$  resistor for a number of common bus voltages and also includes the recommended  $R_{\text{RT}}$  resistor for output voltages above 5.0V.

Table 2. Standard R<sub>SET</sub> Resistor Values for Common Output Voltages

	OUTPUT VOLTAGE V <sub>OUT</sub> (V)						
RESISTORS	2.5	3.3	5.0	8.0	12.0	15.0	
R <sub>SET</sub> (kΩ)	21.5	31.6	52.3	90.9	140	178	
R <sub>RT</sub> (kΩ)	open	open	1100	549	267	178	

For other output voltages the value of  $R_{\text{SET}}$  can be calculated using the following formula, or simply selected from the range of values given in Table 3.

$$R_{SET} = 10 \times \left(\frac{V_{OUT}}{0.798} - 1\right) (k\Omega)$$
(1)

Table 3. Standard R<sub>SET</sub> and R<sub>RT</sub> Resistor Values

V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)
2.5	21.5	open	400	9.0	102	365	700
3.0	27.4	open	400	9.5	110	365	700
3.3	31.6	open	400	10.0	115	365	700
3.5	34.0	open	400	10.5	121	267	800
4.0	40.2	open	400	11.0	127	267	800
4.5	46.4	open	400	11.5	133	267	800
5.0	52.3	1100	500	12.0	140	267	800
5.5	48.7	1100	500	12.5	147	215	900
6.0	64.9	1100	500	13.0	154	215	900
6.5	71.5	1100	500	13.5	158	215	900
7.0	78.7	549	600	14.0	165	178	1000
7.5	84.5	549	600	14.5	174	178	1000
8.0	90.9	549	600	15.0	178	178	1000
8.5	97.6	365	700				

#### **Input Voltage**

The TPS84250 operates over the input voltage range of 7 V to 50 V. For reliable start-up and operation at light loads, the minimum input voltage depends on the output voltage. For output voltages  $\leq$  12V, the minimum input voltage is 7V or (VOUT + 3V), whichever is greater. For output voltages > 12V, the minimum input voltage is (1.33 x VOUT).

The maximum input voltage is (15 x VOUT) or 50 V, whichever is less.

While the device can safely handle input surge voltages up to 65 V, sustained operation at input voltages above 50 V is not recommended.

See the Undervoltage Lockout (UVLO) Threshold section of this datasheet for more information.



## **Undervoltage Lockout (UVLO) Threshold**

At turn-on, the  $V_{ON}$  UVLO threshold determines the input voltage level where the device begins power conversion. During the power-down sequence, the  $V_{OFF}$  UVLO threshold determines the input voltage where power conversion ceases. The turn-on and turn-off thresholds are set by two resistors,  $R_{UVLO1}$  and  $R_{UVLO2}$  as shown in Figure 27.

The  $V_{ON}$  UVLO threshold must be set to at least (VOUT + 3 V) or 7 V whichever is greater to insure proper startup and reduce current surges on the host input supply as the voltage rises. If possible, it is recommended to set the UVLO threshold to appproximantely 80 to 85% of the minimum expected input voltage.

Use Equation 2 and Equation 3 to calculate the values of  $R_{UVLO1}$  and  $R_{UVLO2}$ .  $V_{ON}$  is the voltage threshold during power-up when the input voltage is rising.  $V_{OFF}$  is the voltage threshold during power-down when the input voltage is decreasing.  $V_{OFF}$  should be selected to be at least 500mV less than  $V_{ON}$ . Table 4 lists standard resistor values for  $R_{UVLO1}$  and  $R_{UVLO2}$  for adjusting the  $V_{ON}$  UVLO threshold for several input voltages.

$$R_{UVLO1} = \frac{(V_{ON} - V_{OFF})}{2.9 \times 10^{-3}} (k\Omega)$$

$$R_{UVLO2} = \frac{1.25}{\left(\frac{(V_{ON} - 1.25)}{R_{UVLO1}}\right) + 0.9 \times 10^{-3}} (k\Omega)$$
(3)




Figure 27. Adjustable VIN UVLO

Table 4. Standard Resistor Values to set V<sub>ON</sub> UVLO Threshold

V <sub>ON</sub> THRESHOLD (V)	6.5	10.0	15.0	20.0	25.0	30.0	35.0	40.0	45.0
R <sub>UVLO1</sub> (kΩ)	174	174	174	174	174	174	174	174	174
R <sub>UVLO2</sub> (kΩ)	40.2	24.3	15.8	11.5	9.09	7.50	6.34	5.62	4.99

#### **Power Good (PWRGD)**

The PWRGD pin is an open drain output. Once the output voltage is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the output voltage is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.



## **Switching Frequency**

Nominal switching frequency of the TPS84250 is set from the factory at 400 kHz. This switching frequency is optimum for output voltages below 5.0 V. For output voltages 5.0V and above, better operating performance can be obtained raising the operating frequency. This is easily done by adding a resistor,  $R_{RT}$  in , from the RT/CLK pin (Pin 31) to the AGND pin (Pin 30). Raising the operating frequency reduces output voltage ripple, lowers the load current threshold where pulse skipping begins, and improves transient response.

The recommended switching frequency for all output voltages is listed in Table 3.

For the maximum recommended output voltage value of 15 V, the switching frequency computes to 1000 kHz or 1 MHz. Operation above 1 MHz is not recommended. Use Table 5 below to select the value of the timing resistor for the given values of switching frequencies.

Table 5. Standard Resistor Values to set the Switching Frequency

f <sub>SW</sub> (kHz)	400	500	600	700	800	900	1000
$R_{RT}(k\Omega)$	OPEN	1100	549	365	267	215	178

It is also possible to synchronize the switching frequency to an external clock signal. See the Synchronization (CLK) section for further details.

While it is possible to set the operating frequency higher than 400 kHz when using the device at output voltages of 5 V or less, minimum duty cycle and pulse skipping issues restrict the maximum recommended input voltage under these conditions. The recommended operating conditions for the TPS84250 can be summarized by Figure 28. The graph shows the maximum input voltage vs. output voltage restriction for several operating frequencies. The lower boundary of the graph shows the minimum input voltage as a function of the output voltage.




Figure 28. Optimum Operating Range with Switching Frequency



## **Application Schematics**




Figure 29. Typical Schematic VIN = 7 V to 36 V, VOUT = 3.3 V




Figure 30. Typical Schematic VIN = 15 V to 50 V, VOUT = 12 V






Figure 31. Typical Schematic VIN = 8 V to 50 V, VOUT = 5 V

## **Power-Up Characteristics**

When configured as shown in the front page schematic, the TPS84250 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 32 shows the start-up waveforms for a TPS84250, operating from a 24-V input and the output voltage adjusted to 5 V. The waveform were measured with a 2-A constant current load.




Figure 32. Start-Up Sequence

Copyright © 2012–2013, Texas Instruments Incorporated



## Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 33 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 34. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 35. A regulated output voltage is produced within 5 ms. The waveforms were measured with a 2-A constant current load.




Figure 33. Typical Inhibit Control




Figure 34. Inhibit Turn-Off

Figure 35. Inhibit Turn-On



## Slow Start (SS/TR)

For outputs voltages of 5V or less, the slow start capacitance built into the TPS84250 is sufficient to provide for a turn-on ramp rate that does not induce large surge currents while charging the output capacitors. Connecting the STSEL pin (Pin 29) to AGND while leaving SS pin (Pin 28) open enables the internal SS capacitor with a slow start interval of approximately 5 ms. For output voltages greater than 5V, additional slow start capacitance is recommended. For 12V to 15V output voltages, a 22nF capacitor should be connected between the SS/TR pin (Pin 28) and AGND, while connecting the STSEL pin (Pin 29) to AGND as well. Figure 36 shows an additional SS capacitor connected to the SS pin and the STSEL pin connected to AGND. See Table 6 below for SS capacitor values and timing interval.




Figure 36. Slow Start Capacitor (C<sub>SS</sub>) and STSEL Connection

Table 6. Slow Start Capacitor Values and Slow Start Time

C <sub>SS</sub> (nF)	open	4.7	10	15	22
SS Time (msec)	5	7	10	13	17



#### **Overcurrent Protection**

For protection against load faults, the TPS84250 incorporates cycle-by-cycle current limiting. During an overcurrent condition the output current is limited and the output voltage is reduced, as shown in Figure 37. As the output voltage drops more than 8% below the set point, the PWRGD signal is pulled low. If the output voltage drops more than 25%, the switching frequency is reduced to reduce power dissipation within the device. When the overcurrent condition is removed, the output voltage returns to the established voltage.

The TPS84250 is not designed to endure a sustained short circuit condition. The use of an output fuse, voltage supervisor circuit, or other overcurrent protection circuit is recommended. A recommended overcurrent protection circuit is shown in Figure 38. This circuit uses the PWRGD signal as an indication of an overcurrent condition. As PWRGD remains low, the 555 timer operates as a low frequency oscillator, driving the INH/UVLO pin low for approximately 400ms, halting the power conversion of the device. After the inhibit interval, the INH/UVLO pin is released and the TPS84250 restarts. If the overcurrent condition is removed, the PWRGD signal goes high, resetting the oscillator and power conversion resumes, otherwise the inhibit cycle repeats.




Figure 37. Overcurrent Limiting

Figure 38. Over-Current Protection Circuit



## **Light-Load Behavior**

The TPS84250 is a non-synchronous converter. One of the characteristics of a non-synchronous converter is that as the load current on the output is decreased, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop and the device responds by skipping one or more switching cycles until the output voltages falls back to the set point. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse skipping mode of operation is an increase in the peak to peak ripple voltage, and a decrease in the ripple frequency. The load current where pulse skipping begins is a function of the input voltage, the output voltage, and the switching frequency. A plot of the pulse skipping threshold current as a function of input voltage is given in Figure 39 for a number of popular output voltage and switching frequency combinations.




Figure 39. Pulse Skipping Threshold

## Synchronization (CLK)

An internal phase locked loop (PLL) allows synchronization between 400 kHz and 1 MHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 40.

Before the external clock is present, the device works in RT mode where the switching frequency is set by the  $R_{RT}$  resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the  $R_{RT}$  resistor .




Figure 40. CLK/RT Configuration




#### Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 180°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

#### **Layout Considerations**

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 41 and Figure 42 show two layers of a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- · Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84250.
- Isolate the PH copper area from the VOUT copper area using the PGND copper area.
- Connect the AGND and PGND copper area at one point; at pins 8 & 9.
- Place R<sub>SET</sub>, R<sub>RT</sub>, and C<sub>SS</sub> as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.
- Use a dedicated sense line to connect R<sub>SET</sub> to VOUT near the load for best regulation.










Figure 42. Typical PGND-Layer Recommended Layout



#### **EMI**

The TPS84250 is compliant with EN55022 Class B radiated emissions. Figure 43 and Figure 44 show typical examples of radiated emissions plots for the TPS84250 operating from 24 V and 12 V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.








Figure 44. Radiated Emissions 12-V Input, 5-V Output, 2-A Load (EN55022 Class B)



-		
С	Page	
•	Changed describing pins 8 & 9 not connected together internally.	5



## PACKAGE OPTION ADDENDUM

20-Feb-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS84250RKGR	ACTIVE	B1QFN	RKG	41	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS84250	Samples
TPS84250RKGT	ACTIVE	B1QFN	RKG	41	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS84250	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

20-Feb-2014

n no event shall TI's liabili	tv arising out of such information	exceed the total purchase	price of the TI part(s	) at issue in this document sold by	y TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- 1 The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- $\sqrt{F}$ .\ The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.



# RKG (R-PQFN-N41)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

# RKG (S-PB1QFN-N41)

## PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# RKG (S-PB1QFN-N41)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>