Glitch-free Output

reset

clock

**DFF**

**Sequential logic**

**(only sequential statements)**

(Flip flops)

clock

reset

**Combinational** **logic**

1. Next state logic
2. Output logic

(Logic gates)

Output

Input