

Contents

Bridge Index	1
Bridge: CSV-Based AXI4 Crossbar Generator - Specification	1
Document Organization	1
Chapter 1: Overview	2
Chapter 2: CSV Generator	2
Chapter 3: Generated RTL	2
Chapter 4: Usage Examples	2
Quick Navigation	3
For RTL Designers	3
For System Architects	3
For Verification Engineers	3
For Software Integration	3
Key Features Documented	3
Phase 1 Features (Complete)	3
Phase 2 Features (Complete)	4
Future Enhancements (Planned)	4
Document Conventions	4
Notation	4
Signal Naming	4
CSV Notation	4
Version History	4
Related Documentation	5

Bridge Index

Generated: 2025-10-29

Bridge: CSV-Based AXI4 Crossbar Generator - Specification

Component: Bridge - CSV-Based AXI4 Crossbar Generator **Version:** 1.1 **Last Updated:** 2025-10-26 **Status:** Phase 2 Complete - Channel-Specific Masters Implemented

Document Organization

This specification documents the Bridge CSV-based AXI4 crossbar generator, which creates parameterized SystemVerilog crossbars from human-readable CSV configuration files.

Chapter 1: Overview

Location: ch01_overview/

- 01_introduction.md - What is Bridge, key features, and applications
- 02_architecture.md - System architecture and design philosophy
- 03_comparison.md - Comparison with APB and Delta crossbars
- 04_features.md - Feature summary and capabilities
- 05_status.md - Development status and roadmap

Chapter 2: CSV Generator

Location: ch02_csv_generator/

- 01_overview.md - CSV generator workflow and design
- 02_ports_csv.md - Port configuration file format
- 03_connectivity_csv.md - Connectivity matrix format
- 04_channel_specific.md - Channel-specific masters (wr/rd/rw)
- 05_converter_insertion.md - Automatic converter generation
- 06_command_line.md - Generator command-line interface

Chapter 3: Generated RTL

Location: ch03_generated_rtl/

- 01_module_structure.md - Generated module organization
- 02_arbiter_fsms.md - AW/AR arbiter finite state machines
- 03_crossbar_core.md - Internal crossbar instantiation
- 04_width_converters.md - Data width conversion logic
- 05_apb_converters.md - AXI4-to-APB protocol conversion
- 06_signal_routing.md - Internal signal connections

PlantUML Diagrams: assets/puml/

- aw_arbiter_fsm.puml - AW channel arbiter FSM
- ar_arbiter_fsm.puml - AR channel arbiter FSM

Graphviz Block Diagrams: assets/graphviz/

- bridge_2x2.gv - 2 master × 2 slave configuration
- bridge_1x4.gv - 1 master × 4 slave configuration

Chapter 4: Usage Examples

Location: ch04_usage_examples/

- 01_simple_2x2.md - Simple 2 master x 2 slave example

- 02_rapids_config.md - RAPIDS-style channel-specific configuration
 - 03_mixed_protocols.md - AXI4 + APB mixed protocol example
 - 04_partial_connectivity.md - Partial connectivity matrix
 - 05_integration.md - Integration into larger designs
-

Quick Navigation

For RTL Designers

- Start with Chapter 1: Overview
- Review CSV Generator Workflow
- Study Usage Examples

For System Architects

- Start with Architecture Overview
- Compare with APB and Delta
- Review Converter Insertion

For Verification Engineers

- Start with Generated RTL Structure
- Review Signal Routing

For Software Integration

- Start with CSV Format
 - Review Command-Line Interface
 - Study Integration Examples
-

Key Features Documented

Phase 1 Features (Complete)

- CSV configuration parsing
- Custom signal prefixes per port
- Mixed AXI4/APB protocol support
- Mixed data widths
- Partial connectivity matrices
- Automatic converter identification
- Port generation with custom prefixes

Phase 2 Features (Complete)

- **Channel-Specific Masters** - Write-only (wr), read-only (rd), full (rw)
- Conditional AXI4 channel generation
- Optimized width converter instantiation
- Channel-aware direct connections
- Resource optimization for dedicated masters

Future Enhancements (Planned)

- APB converter placeholder implementation
 - Slave-side width converter downsize
 - Variable-width crossbar internal data path
 - Performance monitoring integration
-

Document Conventions

Notation

- **bold** - Important terms, file names
- `code` - CSV fields, signal names, commands
- *italic* - Emphasis, notes

Signal Naming

- {prefix}awaddr - AXI4 Write Address channel address
- {prefix}araddr - AXI4 Read Address channel address
- {prefix}paddr - APB address
- aclk - AXI4 clock
- aresetn - AXI4 active-low reset
- pclk - APB clock
- presetn - APB active-low reset

CSV Notation

- port_name - Unique identifier for port
 - channels - Channel specification: rw/wr/rd
 - N/A - Not applicable field value
-

Version History

Version	Date	Changes
1.0	2025-10-19	Initial specification with Phase 1 features
1.1	2025-10-26	Added channel-specific master support (Phase 2)

Related Documentation

- ../../PRD.md - Product Requirements Document
 - ../../CLAUDE.md - AI integration guide
 - ../../CSV_BRIDGE_STATUS.md - Implementation status and phase tracking
 - ../../TASKS.md - Development tasks
 - ../../bin/bridge_csv_generator.py - Generator source code
-

Next: Chapter 1 - Overview