# Memory IO Processor (RAPIDS) Specification

Generated by md\_to\_docx.py

today

## Memory IO Processor (RAPIDS) Specification

Chapter 1: Overview

Chapter 2: Blocks

**RAPIDS System Overview** 

The Memory Input/Output Processor (RAPIDS) is a high-performance data streaming engine operating at 2.5 GHz, designed to provide reliable, low-latency data transfer between external DRAM and processing cores through the Network network. The architecture features dual independent data paths with sophisticated multi-channel support for up to 32 concurrent streams, implementing pure pipeline architectures that eliminate traditional FSM overhead to achieve sustained throughput exceeding 1.2 Tbps per path.

Scheduler Group The Scheduler Group provides complete integrated channel processing through an innovative dual-FSM architecture that combines descriptor execution with parallel address alignment optimization. The main scheduler FSM manages descriptor lifecycle, credit operations, and program sequencing, while the address alignment FSM runs concurrently to pre-calculate optimal transfer parameters including burst lengths and chunk enable patterns. This approach eliminates alignment calculation overhead from critical AXI timing paths, enabling sustained high-performance operation while maintaining comprehensive control over stream boundaries and error handling.

**Descriptor Engine** The Descriptor Engine implements a sophisticated six-state finite state machine that orchestrates descriptor fetching and processing operations with dual-path support for both APB programming interface requests

RAPIDS/Network/MSAP

Figure 1: RAPIDS/Network/MSAP

and RDA packet interface operations. The FSM manages the complete descriptor lifecycle from initial request validation through AXI read transactions, descriptor parsing, and final output generation. RDA packets receive priority processing over APB requests, ensuring optimal network responsiveness, while comprehensive stream boundary support includes complete EOS/EOL/EOD field extraction and propagation through a 4-deep descriptor FIFO.

Program Engine The Program Engine implements a streamlined four-state finite state machine that manages post-processing write operations for each virtual channel after descriptor completion. The FSM handles program address writes with configurable data values to support notification, control, and cleanup operations with comprehensive timeout mechanisms and robust error handling. Conditional programming through graceful null address handling enables descriptor-driven execution, while shared AXI interface operations use ID-based response routing for proper multi-channel coordination and runtime reconfiguration support.

Source Data Path Group The Source Data Path implements a complete data transmission pipeline from scheduler requests through Network packet delivery, featuring a revolutionary pure pipeline architecture with zero-FSM overhead for optimal performance. The path integrates a sophisticated AXI read engine with multi-channel arbitration, preallocation-based deadlock prevention, and chunk-aware burst optimization to achieve maximum memory bandwidth utilization. Integrated SRAM control provides multi-channel buffering with stream-aware flow control, while the Network master implements a four-stage pipeline with credit-based flow control and mathematically proven zero packet loss guarantees.

Sink Data Path Group The Sink Data Path provides comprehensive data reception and processing from Network packet arrival through final AXI memory writes, implementing sophisticated buffer management and multi-channel arbitration for optimal throughput. The Network slave features bulletproof ACK generation with dual FIFO queues, comprehensive validation, and intelligent packet routing based on packet classification. Sink SRAM control manages multi-channel buffering with sophisticated flow control and EOS completion signaling, while the AXI write engine implements pure pipeline architecture with zero-cycle arbitration, transfer strategy optimization, and chunk-aware write strobes for precise memory utilization.

Monitor Bus AXI4-Lite Group The Monitor Bus AXI4-Lite Group provides unified system monitoring and event aggregation across all RAPIDS subsystems, implementing a comprehensive filtering and routing architecture for optimal system visibility. The group aggregates monitor streams from source and sink data paths through round-robin arbitration, applying configurable protocol-specific filtering for AXI, Network, and CORE events. The architecture supports

#### scheduler group

Figure 2: scheduler group

both interrupt generation through error/interrupt FIFOs for critical events and external logging through configurable master write operations, providing complete event coverage across 544 defined event codes spanning all protocols and packet types for comprehensive system debugging and performance analysis. ### Scheduler Group

#### Scheduler Group

**Overview** The Scheduler Group provides a complete integrated channel processing unit that combines the Scheduler, Descriptor Engine, and Monitor Bus Aggregator into a cohesive module. This wrapper simplifies system integration by providing a unified interface for complete channel processing functionality.

**NOTE:** The program engine has been **removed** from this module and replaced by separate <code>ctrlrd\_engine</code> and <code>ctrlwr\_engine</code> interfaces. These control engines are instantiated externally and connected through the <code>ctrlrd\_\*</code> and <code>ctrlwr\_\*</code> ports. For backwards compatibility, the legacy <code>prog\_\*</code> AXI ports are retained but tied off.

The wrapper implements coordinated reset handling across all components, enhanced data interface with alignment bus support using RAPIDS package types, and unified monitor bus aggregation for comprehensive system visibility.

#### **Key Features**

- Integrated Channel Processing: Complete descriptor processing and scheduling functionality
- Control Engine Interfaces: Separate ctrlrd (control read) and ctrlwr (control write) interfaces for external control operations
- **Descriptor AXI Interface**: Single descriptor read interface (512-bit data width) for fetching descriptors
- Legacy Compatibility: Retained prog\_\* AXI ports (tied off) for backwards compatibility
- Address Alignment Bus: Pre-calculated alignment information using RAPIDS package types for optimal AXI performance
- Channel Reset Coordination: Graceful reset handling with completion signaling
- Monitor Bus Aggregation: Unified monitor output from descriptor engine, scheduler, and (tied-off) program engine
- RAPIDS Package Types: Uses standardized alignment\_info\_t and transfer\_phase\_t types for enhanced data interface

## Interface Specification Clock and Reset

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

## APB Programming Interface

Signal Name	Type	Width	Direction	Required	Description
apb_valid	logic	1	Input	Yes	APB descriptor fetch request valid
apb_ready	logic	1	Output	Yes	APB descriptor fetch request ready
apb_addr	logic	ADDR_	WIMPSTIH	Yes	APB descriptor address

## RDA Packet Interface

Signal Name	Type	Width	Direction	Required	Description
rda_valid	logic	1	Input	Yes	RDA packet valid
rda_ready	logic	1	Output	Yes	RDA packet ready
rda_packet	logic	DATA_	WID#H	Yes	RDA packet data
rda_channel	logic	CHAN_	WINDSTH	Yes	RDA target channel

## EOS Completion Interface

Signal Name	Type	Width	Direction	Required	Description
eos_completi	ionl <u>og</u> icalio	<b>l</b> 1	Input	Yes	EOS completion notification valid

Signal Name	Type	Width	Direction	Required	Description
eos_completi	onlogiceac	dy1	Output	Yes	EOS completion
$eos\_completi$	ionlogitha	nn€IHAN_	WIIDSEH	Yes	notification ready Channel with EOS completion

# Configuration Interface

Signal Name Type	Width	Direction	Required	Description
cfg_idle_modelogic	1	Input	Yes	Global idle
cfg_channel_wagic	1	Input	Yes	mode control Channel wait control
cfg_channel_ehoetble	1	Input	Yes	Channel
cfg_use_creditlogic	1	Input	Yes	enable control Credit mode enable
cfg_initial_crebbigic	4	Input	Yes	Initial credit values (exponential encoding: 0->1, 1->2, 2->4,, 14->16384,
credit_increment	1	Input	Yes	15->infinity) Credit increment
cfg_prefetch_dngible	1	Input	Yes	request Descriptor prefetch enable
cfg_fifo_threshodid	4	Input	Yes	Descriptor FIFO threshold
$cfg\_addr0\_baslegic$	ADDR_	WIIIDOTTI H	Yes	Address range 0 base
cfg_addr0_limitgic	ADDR_	WIIIDGIIH	Yes	Address range 0 limit
cfg_addr1_basegic	ADDR_	WIIIQUI WI	Yes	Address range 1 base

Signal Name Type	Width	Direction	Required	Description
cfg_addr1_limlitgic	ADDR_	WhipfiiH	Yes	Address range 1 limit
cfg_channel_reseitc	1	Input	Yes	Dynamic channel reset request
cfg_ctrlrd_malogitry	8	Input	Yes	Control read max retry count

## Status Interface

Signal Name	Type	Width	Direction	Required	Description
descriptor_en	ngliongei <u>c</u> id	lel	Output	Yes	Descriptor engine idle status
program_eng	ineg <u>i</u> ddle	1	Output	Yes	Program engine idle status (tied to 1'b1 - removed)
scheduler_idl	<b>e</b> logic	1	Output	Yes	Scheduler idle status
descriptor_cr	edli <u>¢ic</u> co	ı <b>ßt2</b> er	Output	Yes	Current credit counter value
fsm_state	logic	8	Output	Yes	Current scheduler FSM state
scheduler_err	<b>col</b> ogic	1	Output	Yes	Scheduler error flag
backpressure_	_whoegining	g 1	Output	Yes	Backpressure warning flag

# Data Engine Interface

Signal Name	Type	Width	Direction	Required	Description
data_valid	logic	1	Output	Yes	Data transfer request active
data_ready	logic	1	Input	Yes	Data engine ready for transfer

Signal Name	Type	Width	Direction	Required	Description
data_address	logic	ADDR_V	W <b>ODT<sub>P</sub>H</b> It	Yes	Current data address
data_length	logic	32	Output	Yes	Remaining data length
data_type	logic	2	Output	Yes	Packet type from descriptor
data_eos	logic	1	Output	Yes	End of Stream indicator
data_transfer	<u>l</u> beingth	32	Input	Yes	Actual transfer length completed
data_error	logic	1	Input	Yes	Data transfer error
data_done_st	rlogie	1	Input	Yes	Data transfer completed

## Address Alignment Bus Interface

Signal N	Name	Type	Width	Direction	Required	Description
data_a	alignme	nå <u>lig</u> jmfæ	nt <u>st</u> infot_t	Output	Yes	Pre- calculated alignment information (RAPIDS package type)
data_a	alignme	ntogicalio	<b>l</b> 1	Output	Yes	Alignment information valid
data_a	alignme	nlogiæad	y1	Input	Yes	Alignment information ready
data_a	alignme	nlogicext	1	Input	Yes	Request next alignment calculation
data_t	transfer	<u>t</u> phaser	_pihase_t	Output	Yes	Current transfer phase (RAPIDS package type)

Signal Name	Type	Width	Direction	Required	Description
data_sequence <u>log</u> iomplette			Output	Yes	Transfer
					sequence complete

## Control Read Engine Interface

Signal Name	Type	Width	Direction	Required	Description
ctrlrd_valid	logic	1	Output	Yes	Control read request valid
$\operatorname{ctrlrd}$ _ready	logic	1	Input	Yes	Control read request ready
ctrlrd_addr	logic	ADDR_V	<b>VODTįH</b> it	Yes	Control read address
ctrlrd_data	logic	32	Output	Yes	Control read expected data
$\operatorname{ctrlrd}$ _mask	logic	32	Output	Yes	Control read data mask
$\operatorname{ctrlrd}$ _error	logic	1	Input	Yes	Control read error (mismatch or AXI error)
$\operatorname{ctrlrd}$ _result	logic	32	Input	Yes	Control read actual data result

# Control Write Engine Interface

Signal Name	Type	Width	Direction	Required	Description
ctrlwr_valid	logic	1	Output	Yes	Control write request valid
ctrlwr_ready	logic	1	Input	Yes	Control write request ready
ctrlwr_addr	logic	ADDR_V	W <b>ODT<sub>P</sub>H</b> It	Yes	Control write address
ctrlwr_data	logic	32	Output	Yes	Control write data
ctrlwr_error	logic	1	Input	Yes	Control write error (AXI error)

RDA Credit Return Interface

Signal Name	Type	Width	Direction	Required	Description
rda_complete	e_l <b>wgilid</b>	1	Output	Yes	RDA completion notification
$rda\_complete$	e <u>l</u> ogiady	1	Input	Yes	RDA completion ready
rda_complete	e <u>l</u> ogianno	elCHAN_'	W <b>ODAT</b> jHit	Yes	Channel with RDA completion

Descriptor Engine AXI4 Master Read Interface

**NOTE:** This interface connects internally to the descriptor engine. External connectivity is provided by **scheduler\_group\_array** which arbitrates multiple channels.

Signal Name Type	Width	Direction	Required	Description
desc_ar_valid logic	1	Output	Yes	Read address valid
desc_ar_readylogic	1	Input	Yes	Read address ready
$desc\_ar\_addr logic$	$\mathrm{ADDR}_{-}$	_W <b>ODATPHi</b> t	Yes	Read address
desc_ar_len logic	8	Output	Yes	Burst length
desc_ar_size logic	3	Output	Yes	Burst size
$\mathbf{desc\_ar\_burst} $ logic	2	Output	Yes	Burst type
$\mathbf{desc\_ar\_id}$ logic	AXI_II	D_ <b>WILD</b> STAH	Yes	Read ID
				(internal transaction
				tracking)
desc_ar_lock logic	1	Output	Yes	Lock type
desc_ar_cachelogic	4	Output	Yes	Cache type
desc_ar_prot logic	3	Output	Yes	Protection
0		1		type
desc_ar_qos logic	4	Output	Yes	QoS identifier
desc_ar_regionlogic	4	Output	Yes	Region
				identifier
$desc\_r\_valid$ logic	1	Input	Yes	Read data
				valid
$\operatorname{\mathbf{desc\_r\_ready}}$ logic	1	Output	Yes	Read data
				ready
$desc\_r\_data$ logic	$DATA_{-}$	WIDATH	Yes	Read data
$\operatorname{\mathbf{desc\_r\_resp}}$ logic	2	Input	Yes	Read response
$\operatorname{\mathbf{desc\_r\_last}}$ logic	1	Input	Yes	Read last

Signal Name	Type	Width	Direction	Required	Description
$\overline{\mathrm{desc\_r\_id}}$	logic	AXI_ID_	_₩₩ТН	Yes	Read ID

Program Engine AXI4 Master Write Interface (Legacy - Tied Off)

**NOTE:** The program engine has been **removed** from **scheduler\_group**. These ports are retained for backwards compatibility but are **tied off** (all outputs driven to 0, ready signals driven to 1). Control operations are now handled through <code>ctrlrd\_\*</code> and <code>ctrlwr\_\*</code> interfaces.

Signal Name Type	Width	Direction	Status	Description
prog_aw_validlogic	1	Output	Tied to 0	Write address valid (inactive)
prog_aw_readyogic	1	Input	Ignored	Write address ready
$prog_aw_addrlogic$	$\mathrm{ADDR}_{\_}$	W <b>OD</b> OTHILL	Tied to 0	Write address
prog_aw_len logic	8	Output	Tied to 0	Burst length
prog_aw_size logic	3	Output	Tied to 0	Burst size
prog_aw_burstlogic	2	Output	Tied to 0	Burst type
<pre>prog_aw_id logic</pre>	AXI_ID		Tied to 0	Write ID
<pre>prog_aw_lock logic</pre>	1	Output	Tied to 0	Lock type
prog_aw_cacheogic	4	Output	Tied to 0	Cache type
prog_aw_prot logic	3	Output	Tied to 0	Protection type
prog_aw_qos logic	4	Output	Tied to 0	QoS identifier
prog_aw_regiologic	$\overline{4}$	Output	Tied to 0	Region identifier
prog_w_valid logic	1	Output	Tied to 0	Write data valid (inactive)
$\mathbf{prog}\_\mathbf{w}\_\mathbf{ready} \mathrm{logic}$	1	Input	Ignored	Write data ready
prog_w_data logic	32	Output	Tied to 0	Write data
<pre>prog_w_strb logic</pre>	4	Output	Tied to 0	Write strobes
<pre>prog_w_last logic</pre>	1	Output	Tied to 0	Write last
prog_b_valid logic	1	Input	Ignored	Write response valid
$\mathbf{prog\_b\_ready} \ \mathrm{logic}$	1	Output	Tied to 1	Write response ready (always ready)
$prog\_b\_resp$ logic	2	Input	Ignored	Write response
prog_b_id logic	AXI_ID	_WhipDatH	Ignored	Write ID

#### Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

### Architecture Internal Components

- **Descriptor Engine**: Handles APB and RDA descriptor processing with AXI read operations
- Scheduler: Main FSM managing descriptor execution, credit management, and control engine sequencing
- Monitor Bus Aggregator: Round-robin aggregation of monitor events from descriptor engine and scheduler
- Control Engine Interfaces: Exposed ctrlrd and ctrlwr ports for external control read/write engines

NOTE: The program engine has been **removed** and replaced by external control engines: - Control operations are now handled by external ctrlrd\_engine and ctrlwr\_engine modules - These connect through simplified ctrlrd\_\* and ctrlwr\_\* interfaces (not full AXI) - Legacy prog\_\* AXI ports retained but tied off for backwards compatibility

### Address Alignment Processing

The scheduler includes a dedicated Address Alignment FSM that runs in parallel with the main scheduler during the SCHED\_DESCRIPTOR\_ACTIVE state. This FSM pre-calculates all alignment information and provides it to data engines via the alignment bus interface, eliminating alignment calculation overhead from the critical AXI timing paths.

#### Channel Reset Coordination

All components support coordinated channel reset through the cfg\_channel\_reset input. Each component handles reset gracefully: - **Descriptor Engine**: Completes AXI read transactions in WAIT\_READ state before reset - **Scheduler**: Completes control operations (ctrlrd/ctrlwr) before reset

Reset completion is indicated through the idle status outputs (descriptor\_engine\_idle, scheduler\_idle). The program\_engine\_idle output is tied to 1'b1 (always idle) since the program engine has been removed.

#### Control Operation Sequencing

The scheduler coordinates control read and write operations through the external control engines: 1. Descriptor processing completes 2. If ctrlrd needed: Issue control read request and wait for result 3. If ctrlwr needed: Issue control write request and wait for completion 4. Activate data path engines 5. Return to idle state

Control engines are instantiated externally (typically in scheduler\_group\_array) and arbitrated across multiple channels.

**Network 2.0 Support** The scheduler group supports the Network 2.0 protocol specification for RDA packet processing, which uses chunk enables instead of the older start/len approach for indicating valid data chunks within each 512-bit packet.

### Usage Guidelines Channel Reset Sequence

Performance Optimization

- Use separate AXI interconnect paths for descriptor read and program write
- Configure alignment bus ready signals appropriately for optimal throughput
- Monitor FSM states and idle signals for debugging and performance analysis
- Utilize pre-calculated alignment information for efficient AXI transfers

### Monitor Bus Configuration

The wrapper provides unified monitor output with agent ID-based filtering: - Descriptor Engine events: Use agent ID DESC\_MON\_AGENT\_ID - Program Engine events: Use agent ID PROG\_MON\_AGENT\_ID - Scheduler events: Use agent ID SCHED\_MON\_AGENT\_ID #### Scheduler

**Overview** The Scheduler orchestrates data movement operations by managing descriptor execution, coordinating with data engines, and controlling program sequences. The module implements two sophisticated state machines: a main scheduler FSM for descriptor execution and an address alignment FSM that runs in parallel to pre-calculate optimal transfer parameters for maximum AXI performance.

#### scheduler

Figure 3: scheduler

### **Key Features**

- Dual State Machine Architecture: Main scheduler FSM plus parallel address alignment FSM
- **Descriptor-Driven Operation**: Processes descriptors from descriptor engine with full stream control
- Address Alignment Pre-calculation: Dedicated FSM provides alignment information before AXI operations
- Credit Management: Atomic credit operations with early warning thresholds
- **Stream Boundary Support**: Complete EOS processing with sequence completion tracking
- **Program Sequencing**: Sequential program engine coordination for post-processing
- Channel Reset Support: Graceful channel shutdown with proper completion signaling
- Monitor Integration: Comprehensive event reporting for system visibility

### Interface Specification Configuration Parameters

Parameter	Default Value	Description
CHANNEL_ID	0	Static channel identifier
		for this scheduler
		instance
NUM_CHANNELS	32	Total number of
		channels in system
CHAN_WIDTH	<pre>\$clog2(NUM_CHANNELS)</pre>	Width of channel
		address fields
ADDR_WIDTH	64	Address width for data
		operations
DATA_WIDTH	512	Descriptor packet width
CREDIT_WIDTH	8	Credit counter width
TIMEOUT_CYCLES	1000	Data transfer timeout
		threshold
EARLY_WARNING_THRE	Credit warning	
		threshold

Clock and Reset Signals

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

## Configuration Interface

Signal Name	Type	Width	Direction	Required	Description
cfg_idle_mod	<b>le</b> ogic	1	Input	Yes	Force scheduler to idle state
cfg_channel_	wl <b>ag</b> tic	1	Input	Yes	Wait for channel enable
cfg_channel_	ehogble	1	Input	Yes	Channel enable control
cfg_use_cred	<b>it</b> logic	1	Input	Yes	Enable credit-based flow control
cfg_initial_cr	r <b>ebojg</b> ic	CREDIT_	<u>-</u> M/p1D/TH	Yes	Initial credit value (exponential encoding)
${ m credit\_incren}$	n <b>elng</b> ic	1	Input	Yes	Credit increment request
$cfg\_channel\_$	reseit	1	Input	Yes	Dynamic channel reset request

## Status Interface

Signal Name	Type	Width	Direction	Required	Description
scheduler_id	le logic	1	Output	Yes	Scheduler idle status indicator
fsm_state	schedul	er <u>3</u> state_t	Output	Yes	Current main FSM state
descriptor_cı	redi <u>¢ic</u> co	<b>untri</b> EDIT	_OXIIDTH	Yes	Current credit count
scheduler_er	rologic	1	Output	Yes	Scheduler error status

Signal Name	Type	Width	Direction	Required	Description
backpressure_	_wwaginin	g 1	Output	Yes	Credit or timeout warning

# Descriptor Engine Interface

Signal Name	Type	Width	Direction	Required	Description
descriptor_va	<b>lild</b> gic	1	Input	Yes	Descriptor available from engine
descriptor_re	<b>adbg</b> ic	1	Output	Yes	Ready to accept descriptor
descriptor_pa	a <b>cket</b> c	DATA_V	W <b>ID</b> piH	Yes	Descriptor packet data
descriptor_sa	.mlegic	1	Input	Yes	Same descriptor flag
descriptor_er	<b>rbo</b> gic	1	Input	Yes	Descriptor error status
descriptor_is_	_kodaic	1	Input	Yes	RDA packet indicator
descriptor_rd	la <u>lo</u> gihan:	neCHAN_	W <b>IID</b> ATH	Yes	RDA channel identifier
descriptor_ed	slogic	1	Input	Yes	End of Stream from descriptor
$\frac{\mathrm{descriptor\_ty}}{\mathrm{descriptor\_ty}}$	<b>pk</b> ogic	2	Input	Yes	Packet type

## Data Engine Interface

Signal Name	Type	Width	Direction	Required	Description
data_valid	logic	1	Output	Yes	Data transfer request active
data_ready	logic	1	Input	Yes	Data engine ready for transfer
$data\_address$	logic	ADDR_	_WODTHIt	Yes	Current data address
data_length	logic	32	Output	Yes	Remaining data length

Signal Name	Type	Width	Direction	Required	Description
data_type	logic	2	Output	Yes	Packet type from descriptor
$data\_eos$	logic	1	Output	Yes	End of Stream indicator
${ m data\_transfer}$	<u>l</u> beingth	32	Input	Yes	Actual transfer length completed
data_error	logic	1	Input	Yes	Data transfer error
data_done_s	trlobie	1	Input	Yes	Data transfer completed

## Address Alignment Bus Interface

Signal	Name	Type	Width	Direction	Required	Description
data_	_alignme	en <u>alig</u> imfo	ent <u>Va<b>ri</b>fobl</u> ¢	Output	Yes	Pre- calculated alignment information
data_	_alignme	enłogivalio	<b>d</b> 1	Output	Yes	Alignment information valid
data_	_alignme	enlogiæad	ly1	Input	Yes	Alignment information ready
data_	_alignme	en <b>l</b> og <b>ic</b> ext	t 1	Input	Yes	Request next alignment calculation
data_	_transfei	r <u>t</u> phaser	r_βhase_t	Output	Yes	Current transfer phase
data_	sequenc	ce <u>lo</u> g <b>io</b> mp	olette	Input	Yes	Transfer sequence complete

Ctrlrd Engine Interface (Control Read Operations)

Signal Name	Type	Width	Direction	Required	Description
ctrlrd_valid	logic	1	Output	Yes	Control read operation request
ctrlrd_ready	logic	1	Input	Yes	Control read match/completic (asserts when read data matches expected value)
ctrlrd_addr	logic	ADDR_	WOD THE	Yes	Control read address
ctrlrd_data	logic	32	Output	Yes	Control read ex- pected/comparis data
ctrlrd_mask	logic	32	Output	Yes	Control read mask/flags
ctrlrd_error	logic	1	Input	Yes	Control read operation error (valid when ctrlrd_valid && ctrlrd_ready)
ctrlrd_result	logic	32	Input	Yes	Control read result data (actual value read)

Ctrlrd Ready Behavior: - ctrlrd\_ready asserts only when the read response matches the expected value (ctrlrd\_data) - The ctrlrd engine performs retry operations until match or max retries exceeded - ctrlrd\_error is valid when both ctrlrd\_valid and ctrlrd\_ready are asserted - Error conditions: AXI response error OR max retry count exceeded without match

Operation Flow: 1. Scheduler asserts ctrlrd\_valid with address, expected data, and mask 2. Ctrlrd engine performs AXI read and compares result with expected data 3. If match: ctrlrd\_ready asserts (proceed to data operations) 4. If no match: Retry read up to cfg\_ctrlrd\_max\_try times 5. If max retries exceeded: ctrlrd\_ready and ctrlrd\_error assert together (enter error state)

**Note:** Ctrlrd operations execute BEFORE data operations, enabling predescriptor flag reads or synchronization checks with configurable retry mecha-

Signal Name	Type	Width	Direction	Required	Description
ctrlwr_valid	logic	1	Output	Yes	Control write operation request
ctrlwr_ready	logic	1	Input	Yes	Control write operation complete
ctrlwr_addr	logic	ADDR_V	<b>VODT∏Hi</b> t	Yes	Control write address (ctrlwr0 or ctrlwr1)
ctrlwr_data	logic	32	Output	Yes	Control write data (ctrlwr0 or ctrlwr1)
ctrlwr_error	logic	1	Input	Yes	Control write operation error

**Note:** Ctrlwr operations execute AFTER data operations complete, enabling post-descriptor notifications or cleanup operations.

RDA Completion Interface

Signal Name	Type	Width	Direction	Required	Description
rda_complete	<u>l</u> ogilid	1	Output	Yes	RDA completion notification
$rda\_complete$	<u>l</u> ogady	1	Input	Yes	RDA completion ready
rda_complete	<u>l</u> ogianne	elCHAN_V	V <b>ODAŢH</b> it	Yes	RDA completion channel

### Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid

#### Address Alignment FSM

#### Figure 4: Address Alignment FSM

#### Address Alignment FSM

Figure 5: Address Alignment FSM

Signal Name	Type	Width	Direction	Required	Description
mon_ready mon_packet	logic	1 64	Input Output	Yes Yes	Monitor ready to accept packet Monitor packet data

#### Dual State Machine Architecture Main Scheduler FSM

States: - SCHED\_IDLE: Ready for new descriptor, all operations complete - SCHED\_WAIT\_FOR\_CONTROL: Wait for channel enable and control signals - SCHED\_ISSUE\_CTRLRD: Issue control read operation (pre-descriptor, conditional) - SCHED\_DESCRIPTOR\_ACTIVE: Execute data transfer operations (alignment FSM runs in parallel) - SCHED\_ISSUE\_CTRLWR0: Issue first control write operation (post-descriptor, conditional) - SCHED\_ISSUE\_CTRLWR1: Issue second control write operation (post-descriptor, conditional) - SCHED\_ERROR: Handle error conditions with sticky error flags

#### **Operation Sequence:**

IDLE -> WAIT\_FOR\_CONTROL -> ISSUE\_CTRLRD (if needed) ->
 DESCRIPTOR\_ACTIVE -> ISSUE\_CTRLWRO (if needed) -> ISSUE\_CTRLWR1 (if needed) -> IDLE
Address Alignment FSM (Parallel Operation)

States: - ALIGN\_IDLE: Ready for new alignment calculation - ANA-LYZE\_ADDRESS: Single-cycle address analysis and strategy selection - CALC\_FIRST\_TRANSFER: Generate alignment transfer parameters - CALC\_STREAMING: Calculate optimal streaming burst parameters - CALC\_FINAL\_TRANSFER: Handle final partial transfer calculations - ALIGNMENT\_COMPLETE: Provide complete alignment information to engines - ALIGNMENT\_ERROR: Handle invalid alignment scenarios

#### Address Alignment System Parallel FSM Operation

The address alignment FSM runs in parallel with the main scheduler during the SCHED\_DESCRIPTOR\_ACTIVE state:

```
// Alignment FSM trigger condition
if ((r_current_state == SCHED_DESCRIPTOR_ACTIVE) && (r_data_length > 32'h0)) begin
    w_alignment_next_state = ANALYZE_ADDRESS;
end
Alignment Information Structure
typedef struct packed {
   logic
                            is_aligned;
                                                  // Already 64-byte aliqued
   logic [5:0]
                            addr offset;
                                                 // Address offset within boundary
   logic [31:0]
                            first_transfer_bytes; // Bytes in alignment transfer
   logic [NUM_CHUNKS-1:0] first_chunk_enables; // Chunk pattern for alignment
                            optimal_burst_len; // Optimal burst after alignment
   logic [7:0]
                            final_transfer_bytes; // Bytes in final transfer
   logic [31:0]
   logic [NUM CHUNKS-1:0] final chunk enables; // Final chunk pattern
   logic [3:0]
                            total_transfers; // Pre-calculated total count
                            alignment_strategy; // Strategy selection
    alignment_strategy_t
} alignment_info_t;
Transfer Phase Management
typedef enum logic [2:0] {
   PHASE_IDLE
                 = 3'h0, // No active transfer
   PHASE_ALIGNMENT = 3'h1, // Initial alignment transfer
   PHASE_STREAMING = 3'h2, // Optimal aligned streaming
   PHASE_FINAL = 3'h3, // Final partial transfer
   PHASE_COMPLETE = 3'h4 // Transfer sequence complete
} transfer_phase_t;
```

### **Descriptor Processing** Descriptor Packet Format (512 bits)

Bit Range	Field Name	Width	Description
511:480	Reserved	32 bits	Reserved for future use
479:448	ctrlwr1_data	32 bits	Control Write 1 data value
447:384	ctrlwr1_addr	64 bits	Control Write 1 address
383:352	ctrlwr0_data	32 bits	Control Write 0 data value
351:288	ctrlwr0_addr	64 bits	Control Write 0 address
287:256	ctrlrd_mask	32 bits	Control Read mask/flags
255:224	ctrlrd_data	32 bits	Control Read data value
223:160	ctrlrd_addr	64 bits	Control Read address

Bit Range	Field Name	Width	Description
159:128	next_descriptor_ac	dd312[638ts32]	Next descriptor pointer (upper)
127:96	next_descriptor_ac	dd32[3s1ts0]	Next descriptor pointer (lower)
95:64	data_addr[63:32]	32 bits	Data operation address (upper)
63:32	data_addr[31:0]	32 bits	Data operation address (lower)
31:0	data_length	32 bits	Data transfer length (bytes)

#### Descriptor Field Details

- 1. Data Operation Fields (bits 0-95): data\_length [31:0] Transfer length in bytes data\_addr [95:32] 64-bit memory address for data operation
- 2. Next Descriptor Pointer (bits 96-159): next\_descriptor\_addr [159:96] 64-bit address of next descriptor in linked list
- 3. Control Read Fields (bits 160-287): ctrlrd\_addr [223:160] 64-bit address for pre-descriptor control read operation ctrlrd\_data [255:224] 32-bit data value for control read (comparison/expected value) ctrlrd\_mask [287:256] 32-bit mask/flags for control read operation
- 4. Control Write Fields (bits 288-479): ctrlwr0\_addr [351:288] 64-bit address for first post-descriptor control write ctrlwr0\_data [383:352] 32-bit data for first control write ctrlwr1\_addr [447:384] 64-bit address for second post-descriptor control write ctrlwr1\_data [479:448] 32-bit data for second control write

Operation Sequence: 1. Control Read (ctrlrd): Executed FIRST, before data operations (if ctrlrd\_addr != 0) 2. Data Operation: Memory transfer operation (source/sink data path) 3. Control Write 0 (ctrlwr0): Executed after data completion (if ctrlwr0\_addr != 0) 4. Control Write 1 (ctrlwr1): Executed after ctrlwr0 completion (if ctrlwr1\_addr != 0)

**Null Address Handling:** Setting any control address field to 64'h0 skips that operation.

Descriptor Field Extraction

```
// Descriptor unpacking in SCHED_IDLE state
if ((r_current_state == SCHED_IDLE) && descriptor_valid && descriptor_ready) begin
    // Extract descriptor fields from 512-bit packet

// Data operation fields (bits 0-95)
r_data_length <= descriptor_packet[31:0];</pre>
```

```
r_data_addr <= {descriptor_packet[95:64], descriptor_packet[63:32]};</pre>
   // Next descriptor pointer (bits 96-159)
   r_next_descriptor_addr <= {descriptor_packet[159:128], descriptor_packet[127:96]};
    // Control Read fields (bits 160-287)
   r_ctrlrd_addr <= {descriptor_packet[223:192], descriptor_packet[191:160]};
   r_ctrlrd_data <= descriptor_packet[255:224];</pre>
   r_ctrlrd_mask <= descriptor_packet[287:256];</pre>
   // Control Write O fields (bits 288-383)
   r_ctrlwr0_addr <= {descriptor_packet[351:320], descriptor_packet[319:288]};
   r_ctrlwr0_data <= descriptor_packet[383:352];</pre>
   // Control Write 1 fields (bits 384-479)
   r_ctrlwr1_addr <= {descriptor_packet[447:416], descriptor_packet[415:384]};
   r_ctrlwr1_data <= descriptor_packet[479:448];</pre>
   // Companion signals
   r_data_type <= descriptor_type;</pre>
   r_packet_eos_received <= descriptor_eos;</pre>
    // Decrement credit on descriptor acceptance
    if (cfg_use_credit && (r_descriptor_credit_counter > 0)) begin
        r_descriptor_credit_counter <= r_descriptor_credit_counter - 1;</pre>
    end
end
```

Companion Control Signals

In addition to the 512-bit descriptor\_packet, these companion signals provide metadata:

Signal Name	Width	Description
descriptor_type	2 bits	Descriptor type (from descriptor engine)
descriptor_same	1 bit	Same descriptor indicator
descriptor_error	1 bit	Error flag from descriptor
		engine
descriptor_is_rda	1 bit	RDA packet indicator
descriptor_rda_channel	CHAN_WIDTH	RDA channel number
descriptor_eos	1 bit	End of stream marker
descriptor_eol	1 bit	End of line marker
descriptor_eod	1 bit	End of data marker

Note: Stream boundary signals (EOS/EOL/EOD) are provided as companion

signals from the descriptor engine, not embedded in the descriptor packet itself.

#### Credit Management Exponential Credit Encoding

The scheduler implements **exponential credit encoding** for the cfg\_initial\_credit configuration input, providing a wide range of credit values with a compact 4-bit configuration:

cfg_initial_credit	Binary	Actual Credits	Description
0	4'b0000	1	Minimum credits (2^0)
1	4'b0001	2	Low credits (2 <sup>1</sup> )
2	4'b0010	4	$(2^2)$
3	4'b0011	8	$(2^3)$
4	4'b0100	16	$(2^4)$
5	4'b0101	32	$(2^{5})$
6	4'b0110	64	$(2^{}6)$
7	4'b0111	128	$(2^{}7)$
8	4'b1000	256	$(2^8)$
9	4'b1001	512	$(2^{}9)$
10	4'b1010	1024	$(2^10)$
11	4'b1011	2048	$(2^11)$
12	4'b1100	4096	$(2^12)$
13	4'b1101	8192	$(2^13)$
14	4'b1110	16384	Maximum credits (2 <sup>14</sup> )
15	4'b1111	0	<b>DISABLED</b> (no credits - blocks all operations)

Encoding Rationale: Exponential encoding allows compact 4-bit configuration to represent a wide range from 1 to 16384 credits, plus a special "disabled" mode (15 = 0 credits). This enables fine-grained control for low-traffic scenarios (1-8 credits) while supporting high-throughput operations (256-16384 credits) without requiring a wide configuration bus. Setting cfg=15 disables the credit system by initializing the counter to 0, effectively blocking all descriptor processing when credit mode is enabled.

#### Credit Initialization

```
end
end
Credit Operations
// Credit state tracking
logic [31:0] r_descriptor_credit_counter; // 32-bit to hold decoded value
logic w_credit_available;
logic w_credit_warning;
// Credit availability check
assign w_credit_available = cfg_use_credit ?
                            (r_descriptor_credit_counter > 0) : 1'b1;
// Early warning threshold (linear comparison against threshold)
assign w_credit_warning = cfg_use_credit ?
                          (r_descriptor_credit_counter <= EARLY_WARNING_THRESHOLD) : 1'b0;</pre>
Credit Update Logic
// Credit decrement on descriptor acceptance (linear operation on decoded value)
if (descriptor_valid && descriptor_ready && cfg_use_credit) begin
    r_descriptor_credit_counter <= r_descriptor_credit_counter - 1;</pre>
end
// Credit increment on external request (linear operation on decoded value)
if (credit_increment && cfg_use_credit) begin
    r_descriptor_credit_counter <= r_descriptor_credit_counter + 1;</pre>
end
Important: The exponential encoding applies only to initialization from
cfg initial credit. Once initialized, the credit counter operates as a standard
linear counter (increment by 1, decrement by 1).
Control Operation Sequencing Control Read Operations (Pre-Descriptor)
The scheduler issues control read operations BEFORE data operations when
ctrlrd addr is non-zero:
// Control read needed check
logic w_ctrlrd_needed = (r_ctrlrd_addr != 64'h0);
// State transitions from WAIT FOR CONTROL
SCHED_WAIT_FOR_CONTROL: begin
    if (!cfg_channel_wait && cfg_channel_enable) begin
        if (w_ctrlrd_needed) begin
            w_next_state = SCHED_ISSUE_CTRLRD; // Issue control read first
        end else begin
            w_next_state = SCHED_DESCRIPTOR_ACTIVE; // Skip to data operations
```

```
end
    end
end
// Control read state with retry mechanism
SCHED_ISSUE_CTRLRD: begin
    if (ctrlrd_ready && !ctrlrd_error) begin
        // Read matched expected value - proceed to data operations
        w next state = SCHED DESCRIPTOR ACTIVE;
    end else if (ctrlrd_ready && ctrlrd_error) begin
        // Max retries exceeded or AXI error - enter error state
        w_next_state = SCHED_ERROR;
    end
    // Else: Stay in SCHED ISSUE CTRLRD while ctrlrd engine retries
end
// Control read output signals
assign ctrlrd_valid = (r_current_state == SCHED_ISSUE_CTRLRD);
assign ctrlrd_addr = r_ctrlrd_addr;
assign ctrlrd_data = r_ctrlrd_data; // Expected/comparison data
assign ctrlrd_mask = r_ctrlrd_mask; // Mask/flags for operation
Ctrlrd Operation Details: - Match Success: ctrlrd_ready as-
serts when read data matches expected value -> Proceed to DESCRIP-
TOR_ACTIVE - Retry Loop: Ctrlrd engine automatically retries reads
up to cfg_ctrlrd_max_try times - Timeout/Error: ctrlrd_ready &&
ctrlrd_error indicates failure -> Enter SCHED_ERROR state - Use Cases:
Flag polling, synchronization checks, pre-condition validation
Control Write Operations (Post-Descriptor)
The scheduler issues control write operations AFTER data operations complete:
// Control write needed checks
logic w ctrlwr0 needed = (r ctrlwr0 addr != 64'h0);
logic w_ctrlwr1_needed = (r_ctrlwr1_addr != 64'h0);
// State transitions for control write operations
case (r_current_state)
    SCHED_DESCRIPTOR_ACTIVE: begin
        if (w_descriptor_complete) begin
            // After data operations, issue control writes if needed
            if (w_ctrlwr0_needed) begin
                w_next_state = SCHED_ISSUE_CTRLWRO;
            end else if (w ctrlwr1 needed) begin
                w next state = SCHED ISSUE CTRLWR1;
            end else begin
                w_next_state = SCHED_IDLE;
```

```
end
        end
    end
    SCHED_ISSUE_CTRLWRO: begin
        if (ctrlwr_ready) begin
            // After ctrlwr0 completes, issue ctrlwr1 if needed
            if (w_ctrlwr1_needed) begin
                w_next_state = SCHED_ISSUE_CTRLWR1;
            end else begin
                w_next_state = SCHED_IDLE;
            end
        end
    end
    SCHED_ISSUE_CTRLWR1: begin
        if (ctrlwr_ready) begin
            w_next_state = SCHED_IDLE;
        end
    end
endcase
// Control write output multiplexing
assign ctrlwr_valid = (r_current_state == SCHED_ISSUE_CTRLWR0) ||
                      (r_current_state == SCHED_ISSUE_CTRLWR1);
assign ctrlwr_addr = (r_current_state == SCHED_ISSUE_CTRLWR0) ? r_ctrlwr0_addr : r_ctrlwr1_t
assign ctrlwr_data = (r_current_state == SCHED_ISSUE_CTRLWR0) ? r_ctrlwr0_data : r_ctrlwr1_
Null Address Handling
All control operations support conditional execution via null address checking:
// Null address = skip operation
// ctrlrd_addr = 64'h0 -> Skip control read operation
// ctrlwr0_addr = 64'h0 -> Skip control write 0 operation
// ctrlwr1_addr = 64'h0 -> Skip control write 1 operation
This enables descriptor-driven conditional control operations without additional
configuration.
Channel Reset Coordination Graceful Reset Handling
// Channel reset coordination
assign w_safe_to_reset = (r_current_state == SCHED_IDLE) &&
```

(r\_alignment\_state == ALIGN\_IDLE) &&

w\_no\_pending\_operations &&
!r\_channel\_reset\_active;

```
assign scheduler_idle = w_safe_to_reset && !r_channel_reset_active;
Reset Behavior
```

- 1. Block New Operations: Stop accepting descriptors during reset
- 2. Complete Active Operations: Finish data transfers and program operations
- 3. Reset State Machines: Both main and alignment FSMs return to idle
- 4. Signal Completion: Assert scheduler\_idle when reset complete

#### Timeout Detection Timeout Monitoring

```
// Timeout counter for stuck operations
logic [31:0] r_timeout_counter;
logic w_timeout_expired;

assign w_timeout_expired = (r_timeout_counter >= TIMEOUT_CYCLES);

// Timeout counter management
always_ff @(posedge clk) begin
    if (!rst_n || (r_current_state == SCHED_IDLE)) begin
        r_timeout_counter <= 32'h0;
end else if (r_current_state == SCHED_DESCRIPTOR_ACTIVE) begin
        r_timeout_counter <= r_timeout_counter + 1;
end
end</pre>
```

#### Error Handling Sticky Error Flags

The scheduler implements **sticky error registers** to capture transient error signals from engines and hold them until the FSM can process the error condition. This ensures errors are never missed due to timing mismatches between engine error assertion and FSM state checking.

Sticky Error Registers: - r\_data\_error\_sticky - Captures errors from data engine - r\_ctrlrd\_error\_sticky - Captures errors from control read engine - r\_ctrlwr\_error\_sticky - Captures errors from control write engine

**Purpose:** Engine error signals (e.g., ctrlwr\_error) may assert synchronously with ready signals during handshakes. If the FSM transitions to a new state before checking the error, the transient error signal could be lost. Sticky registers hold errors until the FSM explicitly processes them.

```
// Persistent error tracking with sticky registers
logic r_data_error_sticky;
logic r_ctrlrd_error_sticky;
logic r_ctrlwr_error_sticky;
```

```
// Sticky error flag management
always_ff @(posedge clk) begin
    if (!rst_n) begin
        r_data_error_sticky <= 1'b0;</pre>
        r_ctrlrd_error_sticky <= 1'b0;
        r_ctrlwr_error_sticky <= 1'b0;</pre>
    end else begin
        // Capture errors when they occur
        if (data error) r data error sticky <= 1'b1;</pre>
        if (ctrlrd_error) r_ctrlrd_error_sticky <= 1'b1;</pre>
        if (ctrlwr_error) r_ctrlwr_error_sticky <= 1'b1;</pre>
        // Clear sticky errors only when transitioning FROM error state TO idle
        // This ensures errors are held long enough to trigger ERROR state
        if (r_current_state == SCHED_ERROR && w_next_state == SCHED_IDLE) begin
            r data error sticky <= 1'b0;
            r_ctrlrd_error_sticky <= 1'b0;
            r_ctrlwr_error_sticky <= 1'b0;
        end
    end
end
Critical Timing: Sticky errors are cleared only during ERROR->IDLE
transition, NOT on IDLE state entry. This prevents the following timing bug:
[FAIL] Wrong Timing (Bug):
Cycle N:
           FSM in SCHED_ISSUE_CTRLWRO, ctrlwr_error=1 & ctrlwr_ready=1
           FSM transitions to SCHED IDLE (missed error check!)
           r_ctrlwr_error_sticky <= 1 (takes effect next cycle)</pre>
Cycle N+1: FSM in SCHED_IDLE, r_ctrlwr_error_sticky=1
           Clear on IDLE entry -> r_ctrlwr_error_sticky <= 0
           Error lost before detection logic sees it!
[PASS] Correct Timing (Fixed):
Cycle N:
           FSM in SCHED_ISSUE_CTRLWRO, ctrlwr_error=1 & ctrlwr_ready=1
           General error detection sees ctrlwr_error=1 OR r_ctrlwr_error_sticky=1
           FSM transitions to SCHED_ERROR (error caught!)
Cycle N+1: FSM in SCHED_ERROR
           Process error state...
Cycle N+M: FSM transitions ERROR->IDLE
           Clear sticky errors now that error has been processed
Error Detection Logic
General Error Detection (applies in all states):
// Check transient errors OR sticky errors
if (data_error || ctrlrd_error || ctrlwr_error || descriptor_error ||
```

```
w_timeout_expired || r_data_error_sticky || r_ctrlrd_error_sticky || r_ctrlwr_error_sticky || r_ctrlwr_error_sticky
```

#### State-Specific Error Checking (for ctrlrd):

```
// SCHED_ISSUE_CTRLRD state has explicit error checking
SCHED_ISSUE_CTRLRD: begin
    if (ctrlrd_ready && !ctrlrd_error) begin
        w_next_state = SCHED_DESCRIPTOR_ACTIVE; // Success
    end else if (ctrlrd_ready && ctrlrd_error) begin
        w_next_state = SCHED_ERROR; // Error detected
    end
end
```

**Note:** Control write states (SCHED\_ISSUE\_CTRLWR0/CTRLWR1) rely on general error detection logic, not state-specific checks. The sticky error registers ensure ctrlwr errors are captured even if the FSM transitions before checking.

#### Error Recovery

Error Recovery Sequence: 1. Error detected (transient or sticky) -> Enter SCHED\_ERROR state 2. Wait in SCHED\_ERROR until all error sources clear 3. Transition SCHED\_ERROR -> SCHED\_IDLE 4. Sticky error registers cleared during this transition 5. Ready for new descriptor processing

Performance Benefits of Address Alignment FSM Hidden Latency Calculation

The parallel address alignment FSM provides significant performance benefits:

- 1. **Pre-calculation During Descriptor Processing**: Alignment analysis occurs during the non-critical descriptor processing phase
- 2. Immediate Availability: AXI engines receive pre-calculated alignment information immediately when needed
- 3. **No Critical Path Impact**: No alignment calculation overhead in AXI transaction timing
- 4. **Optimal Transfer Planning**: Complete transfer sequence pre-calculated with optimized burst patterns

#### Transfer Strategy Selection

```
// Transfer strategy enumeration
typedef enum logic [2:0] {
                    = 3'h0, // Single aligned transfer
    STRATEGY_SINGLE
    STRATEGY_ALIGNMENT = 3'h1, // Alignment + streaming
    STRATEGY_STREAMING = 3'h2, // Pure streaming transfers
    STRATEGY_FINAL
                    = 3'h3, // Alignment + streaming + final
    STRATEGY PRECISION = 3'h4 // Precision chunk-level transfers
} alignment_strategy_t;
Chunk Enable Generation
// First transfer chunk enable calculation
function logic [NUM_CHUNKS-1:0] calc_first_chunk_enables(
    input logic [5:0] addr offset,
    input logic [31:0] transfer bytes
);
   logic [3:0] start_chunk = addr_offset[5:2]; // Starting chunk index
    logic [3:0] num_chunks = (transfer_bytes + 3) >> 2; // Number of chunks needed
    logic [NUM_CHUNKS-1:0] mask = (1 << num_chunks) - 1; // Create mask</pre>
    return mask << start_chunk; // Shift to correct position
endfunction
// Final transfer chunk enable calculation
function logic [NUM_CHUNKS-1:0] calc_final_chunk_enables(
    input logic [31:0] final_bytes
);
    logic [3:0] num chunks = (final bytes + 3) >> 2; // Number of chunks needed
   return (1 << num_chunks) - 1; // Mask from bit 0</pre>
endfunction
```

Monitor Bus Events The scheduler generates comprehensive monitor events:

Error Events

- Timeout Error: Data transfer timeout detection
- Credit Exhausted: Credit underflow condition
- Descriptor Error: Invalid descriptor content
- Program Error: Program operation failure
- Alignment Error: Invalid address alignment parameters

### Performance Events

- Descriptor Processing: Descriptor execution start/completion
- Credit Warning: Early warning threshold reached
- Transfer Phase: Transfer phase transitions (alignment/streaming/final)
- Program Sequence: Program operation sequence tracking
- Alignment Calculation: Address alignment FSM operation timing

### Completion Events

- Data Transfer Complete: Data operation completion
- Program Complete: Program operation completion
- Stream Boundary: EOS processing completion
- Channel Reset: Channel reset sequence completion
- RDA Processing: RDA packet processing completion

#### Usage Guidelines Address Alignment Optimization

The address alignment system provides optimal AXI performance:

```
// Example alignment information usage in AXI engine
if (data_alignment_valid) begin
    case (data_transfer_phase)
        PHASE_ALIGNMENT: begin
             axi_addr <= data_alignment_info.aligned_addr;</pre>
             axi_len <= data_alignment_info.first_burst_len;</pre>
             chunk_enables <= data_alignment_info.first_chunk_enables;</pre>
         end
        PHASE_STREAMING: begin
             axi addr <= aligned streaming addr;
             axi_len <= data_alignment_info.optimal_burst_len;</pre>
             chunk enables <= 16'hFFFF; // All chunks valid</pre>
         end
        PHASE FINAL: begin
             axi_addr <= final_transfer_addr;</pre>
             axi_len <= data_alignment_info.final_burst_len;</pre>
             chunk_enables <= data_alignment_info.final_chunk_enables;</pre>
         end
    endcase
end
```

#### Performance Monitoring

Monitor key performance indicators: - Credit utilization and warning frequency - Timeout occurrence and duration - Address alignment efficiency - Program sequence timing - Transfer phase distribution

#### Error Recovery

The scheduler provides comprehensive error handling: - Monitor timeout conditions for stuck transfers - Track credit exhaustion for flow control issues - Detect alignment calculation errors - Coordinate error recovery across all interfaces - Use sticky error flags for persistent fault tracking

### Channel Reset Usage

```
// Example channel reset coordination
logic reset_request;
```

#### descriptor engine

Figure 6: descriptor engine

```
logic reset_complete;
assign reset_complete = scheduler_idle;
always_ff @(posedge clk) begin
   if (reset_request && !cfg_channel_reset) begin
        cfg_channel_reset <= 1'b1;
   end else if (cfg_channel_reset && reset_complete) begin
        cfg_channel_reset <= 1'b0;
        // Channel is now safely reset and ready for operation
   end
end</pre>
```

This dual-FSM scheduler architecture provides optimal performance through pre-calculated address alignment while maintaining comprehensive control over descriptor execution, credit management, and program sequencing operations. #### Descriptor Engine

**Overview** The Descriptor Engine manages descriptor fetching and buffering operations with sophisticated dual-path processing for APB and RDA requests. The module implements a six-state state machine that handles descriptor address management, AXI read operations, descriptor parsing, and prefetch optimization with comprehensive stream boundary support and channel reset coordination.

#### **Key Features**

- **Dual-Path Processing**: Handles both APB programming interface and RDA packet interface
- Six-State State Machine: Comprehensive descriptor lifecycle management.
- Stream Boundary Support: Complete EOS/EOL/EOD field extraction and propagation
- AXI Read Coordination: Shared AXI interface with channel ID-based response routing
- 4-Deep Descriptor FIFO: Maintains descriptor flow for continuous operation
- Priority Handling: RDA packets prioritized over APB requests
- Channel Reset Support: Graceful shutdown with proper AXI transaction completion
- Monitor Integration: Rich monitor events for descriptor processing visibility

## Module Interface Configuration Parameters

Parameter	Default Value	Description
CHANNEL_ID	0	Static channel identifier for this engine instance
NUM_CHANNELS	32	Total number of channels in system
CHAN_WIDTH	<pre>\$clog2(NUM_CHANNELS)</pre>	Width of channel
ADDR_WIDTH	64	Address width for AXI transactions
DATA_WIDTH AXI_ID_WIDTH	512 8	Descriptor packet width AXI transaction ID width

## Clock and Reset Signals

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

## APB Programming Interface

Signal Name	Type	Width	Direction	Required	Description
apb_valid	logic	1	Input	Yes	APB request valid
apb_ready	logic	1	Output	Yes	APB request ready
apb_addr	logic	ADDR_WI	<b>DTh</b> iput	Yes	Descriptor address

## RDA Packet Interface (From Network Slave)

Signal Name	Type	Width	Direction	Required	Description
rda_valid	logic	1	Input	Yes	RDA packet valid
rda_ready	logic	1	Output	Yes	RDA packet ready
rda_packet	logic	DATA_WI	<b>DTH</b> put	Yes	RDA packet data

Signal Name	Type	Width	Direction	Required	Description
rda_channel	logic	CHAN_WII	<b>TT</b> hput	Yes	RDA channel identifier

## Scheduler Interface

Signal Name	Type	Width	Direction	Required	Description
descriptor_va	<b>liko</b> gic	1	Output	Yes	Descriptor
${ m descriptor\_re}$	e <b>alby</b> gic	1	Input	Yes	available Ready to accept
descriptor_pa	a <b>ckegt</b> c	DATA_WII	OT <b>O</b> utput	Yes	descriptor Descriptor data
descriptor_sa	m <b>le</b> gic	1	Output	Yes	Same
descriptor_er	roborgic	1	Output	Yes	descriptor flag Descriptor error
descriptor_is_	_kogác	1	Output	Yes	RDA packet indicator
descriptor_rd	la <u>lo</u> ghanı	n <b>€I</b> HAN_WII	OT <b>O</b> utput	Yes	RDA channel identifier
descriptor_ec	slogic	1	Output	Yes	End of Stream
descriptor_ed	ol logic	1	Output	Yes	End of Line
descriptor_ec	_	1	Output	Yes	End of Data
$\operatorname{descriptor\_ty}$	<b>pl</b> egic	2	Output	Yes	Packet type

## Configuration Interface

Signal Name	Type	Width	Direction	Required	Description
$\overline{\mathrm{cfg\_addr0}}$	logic	ADDR_WI	D <b>Th</b> put	Yes	Address range 0 base
cfg_addr1	logic	ADDR_WI	<b>DTH</b> put	Yes	Address range 1 base
$cfg\_channel\_$	_r <b>esei</b> t	1	Input	Yes	Dynamic channel reset request

 ${\bf Status\ Interface}$ 

Signal Name	Type	Width	Direction	Required	Description
descriptor_e	descriptor_engingic_idlel		Direction Output	Yes	Engine idle status indicator

# Shared AXI4 Master Read Interface (512-bit)

Signal Name	Type	Width	Direction	Required	Description
ar_valid	logic	1	Output	Yes	Read address valid
ar_ready	logic	1	Input	Yes	Read address ready (arbitrated)
ar_addr	logic	ADDR_WI	D <b>TO</b> utput	Yes	Read address
ar_len	logic	8	Output	Yes	Burst length - 1 (always 0)
ar_size	logic	3	Output	Yes	Transfer size (3'b110 for 64 bytes)
ar_burst	logic	2	Output	Yes	Burst type (2'b01 INCR)
ar_id	logic	AXI_ID_	W <b>IOTH</b> put	Yes	Transaction ID (channel-based)
ar_lock	logic	1	Output	Yes	Lock type (always 0)
ar_cache	logic	4	Output	Yes	Cache attributes
ar_prot	logic	3	Output	Yes	Protection attributes
ar_qos	logic	4	Output	Yes	Quality of service
ar_region	logic	4	Output	Yes	Region identifier
r_valid	logic	1	Input	Yes	Read data valid
$r\_ready$	logic	1	Output	Yes	Read data ready
$r\_data$	logic	DATA_WI	:D <b>TH</b> aput	Yes	Read data
$ m r\_resp$	$\log$ ic	2	Input	Yes	Read response
$r_{last}$	$\log$ ic	1	Input	Yes	Read last
$r\_id$	logic	AXI_ID_	W <b>IDITH</b> ıt	Yes	Read ID

## Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

## **Descriptor Packet Format** Control Fields

Field	Bits	Width	Description	Values
c0de	[191:180]	12	Code field	Implementation specific
$\mathbf{tbd}$	[179:165]	15	To be defined	Reserved
eos	[164]	1	End of Stream marker	1=EOS, 0=Normal
eol	[163]	1	End of Line marker	1=EOL, 0=Normal
$\mathbf{eod}$	[162]	1	End of Data marker	1=EOD, 0=Normal
$\mathbf{type}$	[161:160]	2	Packet type	See table below

## Packet Type Encoding

Type	Value	Description
FC Tile	2'b00	Flow Control Tile packets
TS Data	2'b01	Time Series Data packets
Risc-V	2'b10	RISC-V processor packets
RAW Data	2'b11	Raw data packets

## Address and Data Fields

Field	Bits	Width	Description
Next	[159:128],	64	Next descriptor address
Descriptor	[127:96]		
Data	[95:64],	64	Data transfer address
Address	[63:32]		
Data Length	[31:0]	32	Data transfer length
Program 0	[287:256],	64	Program 0 write address
Address	[255:224]		-
Program 0	[223:192]	32	Program 0 write data
Data			

#### Descriptor Engine FSM

Figure 7: Descriptor Engine FSM

Field	Bits	Width	Description
Program 1 Address	[351:320], [319:288]	64	Program 1 write address
Program 1 Data	[383:352]	32	Program 1 write data

#### State Machine Operation State Definitions

State	Description
IDLE	Ready for APB or RDA requests, monitor operation exclusivity
ISSUE_ADDR WAIT_DATA	Issue AXI read transaction for APB requests Wait for AXI read completion with channel ID matching
COMPLETE ERROR	Process descriptor data and generate output Handle errors with recovery capability

### Priority Processing

The Descriptor Engine implements sophisticated priority processing:

- 1. RDA Priority: RDA packets always processed before APB requests
- 2. Operation Exclusivity: Only one operation type active at a time
- 3. Channel Reset Coordination: Graceful shutdown with AXI completion

## Architecture

**Descriptor Engine FSM** The Descriptor Engine implements a sophisticated six-state finite state machine that orchestrates descriptor fetching and processing operations with dual-path support for both APB programming interface requests and RDA packet interface operations. The FSM manages the complete descriptor lifecycle from initial request validation through AXI read transactions, descriptor parsing, and final output generation.

**Key States:** - **DESC\_IDLE**: Ready for APB or RDA requests with operation exclusivity monitoring - **DESC\_AXI\_READ**: Issues AXI read transactions for APB descriptor fetch requests

- **DESC\_WAIT\_READ**: Waits for AXI read completion with channel ID-based response routing - **DESC\_CHECK**: Validates descriptor content and extracts stream boundary information - **DESC\_LOAD**: Processes descriptor

data and generates enhanced output with metadata - **DESC\_ERROR**: Handles error conditions with comprehensive recovery capabilities

The FSM implements intelligent priority processing where RDA packets always take precedence over APB requests, ensuring optimal network responsiveness. Stream boundary support includes complete EOS/EOL/EOD field extraction and propagation, while the 4-deep descriptor FIFO maintains continuous operation flow. Channel reset coordination provides graceful shutdown capabilities, completing any in-flight AXI transactions before asserting idle status for system-level reset coordination.

## FIFO Management

```
APB Request Skid Buffer
```

```
// APB request skid buffer (2-deep)
gaxi_skid_buffer #(
    .DATA WIDTH (ADDR WIDTH),
    .DEPTH(2),
    .INSTANCE_NAME("APB_REQ_SKID")
) i_apb_request_skid_buffer (
    .axi_aclk(clk),
    .axi_aresetn(rst_n),
    .wr_valid(apb_valid),
    .wr_ready(apb_ready),
    .wr_data(apb_addr),
    .rd_valid(w_apb_skid_valid_out),
    .rd_ready(w_apb_skid_ready_out),
    .rd_data(w_apb_skid_dout),
    .count(),
    .rd_count()
);
RDA Packet Skid Buffer
// RDA packet skid buffer (4-deep)
gaxi_skid_buffer #(
    .DATA_WIDTH(DATA_WIDTH + CHAN_WIDTH),
    .DEPTH(4),
    .INSTANCE_NAME("RDA_PKT_SKID")
) i_rda_packet_skid_buffer (
    .axi_aclk(clk),
    .axi_aresetn(rst_n),
    .wr_valid(rda_valid),
    .wr_ready(rda_ready),
    .wr_data({rda_packet, rda_channel}),
    .rd_valid(w_rda_skid_valid_out),
    .rd_ready(w_rda_skid_ready_out),
    .rd_data(w_rda_skid_dout),
```

```
.count(),
    .rd_count()
);
Descriptor Output FIFO
// Descriptor output FIFO (4-deep)
gaxi_skid_buffer #(
    .DATA_WIDTH($bits(enhanced_descriptor_t)),
    .DEPTH(4),
    .INSTANCE NAME("DESC FIFO")
) i_descriptor_fifo (
    .axi_aclk(clk),
    .axi_aresetn(rst_n),
    .wr valid(w desc fifo wr valid),
    .wr_ready(w_desc_fifo_wr_ready),
    .wr data(w desc fifo wr data),
    .rd_valid(w_desc_fifo_rd_valid),
    .rd_ready(w_desc_fifo_rd_ready),
    .rd_data(w_desc_fifo_rd_data),
    .count(),
    .rd_count()
);
Monitor Events Event Generation
// Monitor event types:
// - CORE_COMPL_DESCRIPTOR_LOADED: Descriptor processing completed
// - Network_STREAM_END: EOS boundary detected
// - Custom EOL/EOD events: Stream boundary processing
// - CORE_ERR_DESCRIPTOR_BAD_ADDR: Address validation failed
// - AXI_ERR_RESP_SLVERR: AXI slave error
```

#### Performance Characteristics Processing Rates

// - AXI\_ERR\_RESP\_DECERR: AXI decode error

- **Descriptor Throughput**: 1 descriptor per cycle when FIFO space available
- AXI Read Latency: 10-20 cycles depending on arbitration and memory response
- RDA Processing: 1-2 cycles for direct processing without AXI
- Validation Overhead: <1 cycle for comprehensive validation

### Resource Utilization

- Skid Buffers: 2-deep APB + 4-deep RDA + 4-deep output = 10 total entries
- State Machine: 6 states with efficient encoding

#### sink data path

#### Figure 8: sink data path

- AXI Interface: Standard AXI4 signals with channel ID embedding
- Validation Logic: Minimal overhead for address and stream boundary checking

### Sink Data Path

#### Sink Data Path

**Overview** The Sink Data Path provides a complete integrated data reception and processing pipeline that combines AXI-Stream packet reception, multichannel SRAM buffering, multi-channel AXI write arbitration, and comprehensive monitor bus aggregation. This wrapper manages the complete data flow from AXIS interface reception through final AXI memory writes.

RTL Module: rtl/amba/axis/axis\_slave.sv (AXIS interface) + RAPIDS sink components

The wrapper implements sophisticated TLAST (End of Stream) flow control where packet-level TLAST is managed by SRAM control and descriptor-level EOS completion is coordinated with the scheduler, ensuring proper stream boundary handling throughout the pipeline.

### **Key Features**

- Complete Data Reception Pipeline: From AXIS packets to AXI memory writes
- Standard AXIS Interface: Industry-standard AXI-Stream protocol (no custom credits/ACKs)
- Multi-Channel SRAM Buffering: Independent buffering for up to 32 channels
- Advanced AXI Write Engine: Multi-channel arbitration with transfer strategy optimization
- TLAST Flow Management: Packet-level and descriptor-level boundary coordination
- RDA Packet Routing: Direct RDA packet interfaces bypassing SRAM buffering
- Monitor Bus Aggregation: Unified monitoring from AXIS slave, SRAM control, and AXI engine
- Enhanced Scheduler Interface: Address alignment bus support for optimal AXI performance

#### **Interface Specification** Clock and Reset

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

# AXI-Stream Slave Interface (RX)

Signal Name Type	Width	Direction	Required	Description
axis_snk_rx_tldgita	DATA_	WIDAH	Yes	Stream data payload
axis_snk_rx_tlstgrib	DATA_	WIDAH/8	Yes	Byte strobes (write enables)
axis_snk_rx_tlæsit	1	Input	Yes	Last transfer in packet
axis_snk_rx_twglid	1	Input	Yes	Stream data valid
axis_snk_rx_tlogady	7 1	Output	Yes	Stream ready (backpressure)
axis_snk_rx_tlugier	16	Input	Yes	User sideband (packet metadata)

# TUSER Encoding (Sink RX):

[15:8] - Channel ID

[7:0] - Packet type/flags

Note: AXIS uses standard tvalid/tready backpressure. No ACK channels or custom credit mechanisms.

RDA Interfaces (Direct Bypass)

Signal Name Type	Width	Direction	Required	Description
rda_src_valid logic	1	Output	Yes	RDA source packet valid
$rda\_src\_ready$ logic	1	Input	Yes	RDA source packet ready
rda_src_packelogic	DATA_	W <b>D</b> DT <b>H</b> ut	Yes	RDA source
rda_src_channlegic	CHAN_	W <b>ODTjH</b> it	Yes	packet data RDA source channel

Signal Name	Type	Width	Direction	Required	Description
rda_src_eos	logic	1	Output	Yes	RDA source End of Stream
rda_snk_valid	llogic	1	Output	Yes	RDA sink packet valid
rda_snk_read	l <b>y</b> ogic	1	Input	Yes	RDA sink packet ready
rda_snk_pack	<b>cet</b> gic	DATA_V	V <b>ID</b> OTE <b>H</b> III	Yes	RDA sink packet data
rda_snk_char	<b>nhed</b> ic	CHAN_V	W <b>ODAT</b> jHit	Yes	RDA sink channel
rda_snk_eos	logic	1	Output	Yes	RDA sink End of Stream

# Multi-Channel Scheduler Interface

Signal Name	Type	Width Dire	ection	Required	Description
data_valid	logic	NUM_CHAAN	MELS	Yes	Data transfer request per channel
data_ready	logic	NUM_CH <b>@N</b>	No ELS	Yes	Data transfer ready per channel
data_address	logic	ADDR_WIMDS x NUM CHAN		Yes	Data address per channel
data_length	logic	32 x Inp NUM_CHAN		Yes	Data length per channel
data_type	logic	2 x Inp NUM_CHAN		Yes	Data type per channel
$data\_eos$	logic	NUM_CHANN	MELS	Yes	End of Stream per channel
data_transfer	<u>l</u> benigth	32 x Out NUM_CHAN	put NELS	Yes	Actual transfer length per channel
data_done_st	trlobie	NUM_CH <b>@N</b>	MELS	Yes	Transfer completion per channel
data_error	logic	NUM_CH <b>@N</b>	MELS	Yes	Transfer error per channel

# Address Alignment Bus Interface

Signal Name	Type	Width	Direction	Required	Description
data_alignr	nent <u>lig</u> imfo	nt <u>N</u> TiMb_C	CHANNELS	Yes	Alignment information per channel
data_alignr	nenłogivalio	d NUM_C	CHANNELS	Yes	Alignment information valid per channel
data_alignr	nenlogi <b>ce</b> ac	lyNUM_C	CHONDELS	Yes	Alignment information ready per channel
data_alignr	nenlogiæxt	t NUM_C	CHONDELS	Yes	Request next alignment per channel
data_trans	fer <u>t</u> phaser	_}NA\$\_{_{\bullet}}	CHANNELS	Yes	Transfer phase per channel
data_seque	nce <u>lo</u> giomp	oleNeUM_(	CHONDELS	Yes	Transfer sequence complete per channel

# EOS Completion Interface

Signal Name	Type	Width	Direction	Required	Description
eos_completi	ionlogicalio	<b>l</b> 1	Output	Yes	EOS completion notification valid
eos_completi	ion <u>log</u> ice ad	ly1	Input	Yes	EOS completion notification ready
eos_completi	ionlogidhar	nn@THAN_	_W <b>(D)ՈրH</b> it	Yes	Channel with EOS completion

AXI4 Master Write Interface

Signal Name Type	Width	Direction	Required	Description
m_axi_awvalidogic	1	Output	Yes	Write address valid
m_axi_awreadygic	1	Input	Yes	Write address ready
m_axi_awaddilogic	AXI_AI	DDRu <u>t</u> WilDTH	Yes	Write address
m_axi_awlen logic	8	Output	Yes	Burst length
m_axi_awsize logic	3	Output	Yes	Burst size
m_axi_awburstgic	2	Output	Yes	Burst type
m_axi_awid logic	AXI_ID		Yes	Write ID
$m_axi_awlocklogic$	1	Output	Yes	Lock type
m_axi_awcachlegic	4	Output	Yes	Cache type
$m\_axi\_awprot \log ic$	3	Output	Yes	Protection type
m_axi_awqos logic	4	Output	Yes	QoS identifier
m_axi_awregiongic	4	Output	Yes	Region identifier
m_axi_wvalid logic	1	Output	Yes	Write data valid
m_axi_wreadylogic	1	Input	Yes	Write data ready
m_axi_wdata logic	DATA_	W <b>ID</b> DTENHILIT	Yes	Write data
m_axi_wstrb logic	DATA_	WIDDIE BLI/18	Yes	Write strobes
m_axi_wlast logic	1	Output	Yes	Write last
m_axi_bvalid logic	1	Input	Yes	Write response valid
$\mathbf{m}\_\mathbf{axi}\_\mathbf{bready} \mathrm{logic}$	1	Output	Yes	Write response ready
$\mathbf{m}\mathbf{\_axi}\mathbf{\_bresp}\ \operatorname{logic}$	2	Input	Yes	Write
m_axi_bid logic	AXI_ID	_ <b>w</b> фатн	Yes	response Write ID

# Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

## Status and Error Reporting

Signal Name Type	Width	Direction	Required	Description
channel_eos_plegiding	NUM_CI	HANDELS	Yes	EOS pending per channel
error_header_logity	1	Output	Yes	Header parity error
error_body_paogty	1	Output	Yes	Body parity error
error_buffer_dvgidlow	7 1	Output	Yes	Buffer overflow error
error_ack_lostlogic	1	Output	Yes	ACK lost error
error_channel_ldglc	CHAN_V	V <b>OD</b> TpHit	Yes	Channel with error
packet_count logic	32	Output	Yes	Total packet count
error_count logic	16	Output	Yes	Total error count

## Architecture Internal Components

- AXIS Slave: Packet reception, validation, and routing with standard AXIS flow control
- Sink SRAM Control: Multi-channel buffering with TLAST/EOS completion signaling
- Sink AXI Write Engine: Multi-channel arbitration and AXI write operations
- Monitor Bus Aggregator: Round-robin aggregation from all three components

## Data Flow Pipeline

- 1. **AXIS Packet Reception**: AXIS slave receives and validates incoming packets
- 2. Packet Classification: Packets routed to SRAM (FC/TS/RAW) or RDA bypass (RDA packets)
- 3. **Multi-Channel Buffering**: SRAM control provides independent perchannel buffering
- 4. **AXI Write Arbitration**: AXI engine arbitrates between channels using scheduler inputs
- 5. **TLAST Completion**: Packet-level TLAST triggers descriptor completion notification

## TLAST Flow Management

The sink data path implements sophisticated stream boundary handling: - Packet-Level TLAST: Detected by AXIS slave, managed by SRAM control - EOS Completion Interface: SRAM control notifies scheduler of descriptor completion - Stream Boundaries: TLAST triggers proper completion signaling (maps to internal EOS)

Address Alignment Integration

The wrapper supports the scheduler's address alignment bus, enabling: - **Precalculated Alignment**: Scheduler provides alignment information before transfers - **Optimal AXI Performance**: No alignment calculation overhead in AXI critical path - **Transfer Strategy Selection**: Alignment information drives AXI burst optimization

Multi-Channel AXI Arbitration

The AXI write engine implements sophisticated arbitration: - Round-Robin Base: Fair arbitration across active channels - Transfer Strategy: Precision/aligned/forced/single transfer modes - Buffer-Aware: Considers SRAM buffer status for optimal performance - TSTRB-Based Strobes: Precise write strobes based on AXIS byte strobes

**AXIS Integration** The sink data path uses standard AXI-Stream (AXIS4) protocol for packet reception:

Key Benefits: 1. Industry Standard: AXIS is widely supported, well-documented protocol 2. Simplified Flow Control: Standard tvalid/tready backpressure (no custom ACK channels) 3. Cleaner Byte Qualification: Standard tstrb replaces custom chunk enables 4. Packet Framing: Standard tlast replaces custom EOS markers 5. Better Tool Support: Standard protocol enables better IP integration and verification

TSTRB vs Legacy Chunk Enables: - AXIS: 64-bit byte strobes for 512-bit data (byte-level granularity) - Legacy: 16-bit chunk enables (32-bit chunk granularity) - TSTRB provides finer control and maps directly to AXI4 wstrb

#### Usage Guidelines Performance Optimization

- Configure SRAM depths based on expected buffering requirements
- Use address alignment bus for optimal AXI transfer planning
- Monitor buffer status and arbitration efficiency
- Adjust transfer strategies based on workload characteristics

#### Error Handling

The wrapper provides comprehensive error reporting: - Monitor TSTRB errors for data integrity - Check buffer overflow conditions - Verify AXIS protocol compliance - Track per-channel error statistics

TLAST Processing

Proper stream boundary handling requires: 1. Monitor packet-level TLAST from AXIS slave 2. Track EOS completion notifications to scheduler (TLAST -> EOS mapping) 3. Coordinate descriptor completion with stream boundaries 4. Use standard AXIS backpressure (tready) for flow control #### Network Slave

**Overview** The Network Slave receives and processes packets from the Network network with comprehensive validation, intelligent routing, and bulletproof ACK generation. The module implements deep buffering architecture with perfect data transfer guarantees, enhanced error detection, and sophisticated packet classification for optimal system performance.

### **Key Features**

- Perfect Data Transfer: Zero packet loss and zero ACK loss guarantees
- Comprehensive Validation: Multi-layer validation for data integrity
- Intelligent Packet Routing: Automatic classification and routing to appropriate destinations
- Deep Skid Buffering: 8-entry buffers for robust flow control
- Bulletproof ACK Generation: FIFO-based ACK system prevents ACK loss
- Stream Boundary Support: Complete EOS processing and tracking
- Error Detection: Comprehensive error isolation and reporting
- Monitor Integration: Rich monitor events for system visibility

#### **Interface Specification** Configuration Parameters

Parameter	Default Value	Description
NUM_CHANNELS	32	Number of virtual channels
CHAN_WIDTH	<pre>\$clog2(NUM_CHANNELS)</pre>	Width of channel address fields
DATA_WIDTH	512	Data width for packet interfaces
ADDR_WIDTH	64	Address width for Network packets
NUM_CHUNKS	16	Number of 32-bit chunks (512/32)
DEPTH	8	Skid buffer depth for robust flow control

Clock and Reset Signals

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$\mathbf{rst}\mathbf{\underline{n}}$	logic	1	Input	Yes	Active-low asynchronous reset

# Network Interface (Slave)

Signal Name	Type	Width	Direction	Required	Description
$s_{network}$	pktogåddr	ADDR_V	WIMPSTEH	Yes	Network
					packet
, 1	11 . 11	1	т ,	3.7	address
s_network_	_pktogæddr_	_par	Input	Yes	Network
					packet address parity
s_network_	nktoritata	DATA V	VIDATH	Yes	Network
s_network_	_pkwguata	DHIII_V	v IIIpuu	103	packet data
s_network_	pktogtype	2	Input	Yes	Network
	_,,,		1		packet type
$s_network_$	_pktog <b>ċhun</b> l	k <u>N</u> leMab(le	H.L.A.WIKIS	Yes	Network
					packet chunk
					enables
$s\_network\_$	_pktogėcos	1	Input	Yes	Network
					packet End of
		1	<b>T</b> .	3.7	Stream
$s_network_$	_pktog <b>pa</b> r	1	Input	Yes	Network
					packet data
s notwork	pletogiplid	1	Input	Yes	parity Network
s_network_	_brinzarana	1	mput	162	packet valid
s_network_	nktogiready	<i>7</i> 1	Output	Yes	Network
S_Heswork_	_priv_gread)		Odipat	105	packet ready

# Network ACK Interface (Master)

Signal Name	Type	Width	Direction	Required	Description
$m_{network}$	_adkgi@add	r ADDR_	_W <b>ODATAH</b> it	Yes	Network ACK address
$m\_network_{\_}$	_adkgi@add	r <u>1</u> par	Output	Yes	Network ACK address parity
$m\_network_{\_}$	_adkgi@ack	2	Output	Yes	Network ACK type
$m\_network_{\_}$	_adkgipar	1	Output	Yes	Network ACK parity

Signal Name	Type	Width	Direction	Required	Description
m_network_	_adkgiwal	id1	Output	Yes	Network ACK valid
$m\_network\_$	_adkgiœa	ad <b>y</b> ł	Input	Yes	Network ACK ready

# FUB Output Interface (To Sink SRAM Control)

Signal Name Typ	e Width	Direction	Required	Description
wr_src_valid logic	2 1	Output	Yes	Write output data valid
wr_src_ready logic	e 1	Input	Yes	Write ready to accept output data
wr_src_packetlogic	DATA_	_W <b>ID</b> DIF blut	Yes	Write output data
wr_src_channedgio	CHAN_	_W <b>ODAT</b> JHit	Yes	Write source channel
wr_src_eos logic	2 1	Output	Yes	Write End of Stream
wr_src_chunk <u>log</u> in	rablesNUM_(	CH <b>OM</b>	Yes	Write chunk enable mask

# RDA Interfaces (Direct Bypass)

Signal Name Typ	e Width	Direction	Required	Description
rda_src_valid logic	: 1	Output	Yes	RDA source packet valid
rda_src_readylogic	2 1	Input	Yes	RDA source packet ready
rda_src_packellogic	DATA_	_W <b>ID</b> OTE <del>Jo</del> lit	Yes	RDA source packet data
rda_src_channlegio	CHAN_	_W <b>OD/TpH</b> it	Yes	RDA source channel
rda_src_eos logic	: 1	Output	Yes	RDA source End of Stream
rda_snk_validlogic	2 1	Output	Yes	RDA sink packet valid
rda_snk_readyogic	1	Input	Yes	RDA sink packet ready

Signal Name Type	Width Direction	Required	Description
rda_snk_packeogic	DATA_W <b>ID</b> AT <b>H</b> ist	Yes	RDA sink packet data
rda_snk_chanhelic	CHAN_WOOTHIL	Yes	RDA sink channel
rda_snk_eos logic	1 Output	Yes	RDA sink End of Stream

# Data Consumption Interface

Signal Name	Type	Width	Direction	Required	Description
data_consum	nedogivali	<b>d</b> 1	Input	Yes	Data consumption notification valid
data_consum	nedogiceac	dy1	Output	Yes	Data consumption notification ready
data_consum	ned <u>bg</u> idha:	nn <b>©</b> HAN_	WIM SILH	Yes	Channel that consumed data

# Status and Error Reporting

Signal Name Typ	e Width	Direction	Required	Description
channel_eos_plegio	ling NUM_	CHONDELS	Yes	EOS pending per channel
error_header_lpgi	<b>ity</b> 1	Output	Yes	Header parity error
error_body_paogt	<b>y</b> 1	Output	Yes	Body parity error
error_buffer_dvgi	flow 1	Output	Yes	Buffer overflow error
error_ack_lostlogic	e 1	Output	Yes	ACK lost error
error_channel <u>lig</u> i	c CHAN_	_W <b>ODAT<sub>j</sub>H</b> ıt	Yes	Channel with error
packet_count logic	32	Output	Yes	Total packet count

#### Network Slave FSM

Figure 9: Network Slave FSM

Signal Name	Type	Width	Direction	Required	Description
error_count	logic	16	Output	Yes	Total error count

#### Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

Network Slave ACK FSM The Network Slave implements a sophisticated six-state ACK generation finite state machine that ensures bulletproof acknowledgment handling with zero ACK loss guarantees through dual FIFO-based queuing architecture. The FSM manages priority-based ACK arbitration between packet acknowledgments (higher priority for immediate response) and credit acknowledgments (lower priority for flow control), preventing priority inversion and ACK loss under network congestion conditions.

Key States: - ACK\_IDLE: Ready for new ACK generation requests with priority evaluation - ACK\_PACKET\_PENDING: Packet ACK queued in 4-entry high-priority FIFO - ACK\_PACKET\_ACTIVE: Transmitting packet ACK with immediate network response - ACK\_CREDIT\_PENDING: Credit ACK queued in 8-entry lower-priority FIFO

- ACK\_CREDIT\_ACTIVE: Transmitting credit ACK for flow control coordination - ACK\_ERROR: Error handling with comprehensive recovery and isolation capabilities

The FSM coordinates with comprehensive packet validation including multi-layer parity checking, protocol compliance verification, and intelligent packet classification for automatic routing to FUB (FC/TS/RAW packets) or RDA bypass interfaces. Stream boundary processing with complete EOS lifecycle tracking ensures proper completion signaling, while the dual FIFO architecture mathematically guarantees zero ACK loss even under sustained network congestion scenarios.

### Pipeline Architecture Four-Stage Processing Pipeline

```
Network Network -> Input Validation -> Packet Classification -> Output Routing -> ACK Generation
                                         1
                                                             1
                                   FC/TS/RAW/RDA
                                                       FUB/RDA
   Parity Check
                 Protocol Check
                                                                      FIFO-based
                 Address Valid
                                                       Interfaces
   Format Valid
                                   Type Detection
                                                                      ACK System
Packet Classification Logic
// Packet type detection from Network data
assign w_is_fc_packet = (pkt_type == 2'b00); // Flow Control packets
assign w is ts packet = (pkt type == 2'b01); // Time Stamp packets
assign w_is_rv_packet = (pkt_type == 2'b10); // ReserVed packets
assign w_is_raw_packet = (pkt_type == 2'b11); // Raw data packets
// RDA packet detection from address field
assign w_is_rda_packet = (pkt_addr[63:60] == 4'hF); // RDA packets use high address bits
```

// Read/Write direction bit

Intelligent Packet Routing

assign w\_rda\_is\_read = pkt\_addr[59];

The module automatically routes packets based on type and destination:

- 1. FC/TS/RAW Packets -> FUB interface -> Sink SRAM Control
- 2. RDA Read Packets -> RDA Source interface -> Descriptor Engine
- 3. RDA Write Packets -> RDA Sink interface -> Descriptor Engine

## ACK Generation System FIFO-Based ACK Architecture

The module implements a sophisticated ACK system with dual FIFO queues:

```
// ACK FIFO structure
typedef struct packed {
    logic [ADDR_WIDTH-1:0]
                             addr;
    logic
                             addr_par;
    logic [1:0]
                             ack_type;
   logic
                             par;
    logic [CHAN_WIDTH-1:0]
                             channel;
    logic [31:0]
                             timestamp;
} ack_request_t;
// Dual FIFO system
// - Packet ACK FIFO: 4 entries (higher priority)
// - Credit ACK FIFO: 8 entries (lower priority)
```

ACK Priority System

- 1. Packet ACKs: Higher priority (immediate response to received packets)
- 2. **Credit ACKs**: Lower priority (flow control and stream boundary notifications)

- 3. FIFO Queuing: Prevents ACK loss under network congestion
- 4. State Machine: Proper arbitration without priority inversion

### ACK Types

- SIMPLE\_ACK (2'b00): Basic packet acknowledgment
- START\_ACK (2'b01): Start of stream acknowledgment
- CREDIT\_ACK (2'b10): Credit return acknowledgment
- STOP\_AT\_EOS\_ACK (2'b11): Stop at EOS acknowledgment

### Validation Pipeline Multi-Layer Validation

- 1. Protocol Validation: Verify Network protocol compliance
- 2. Parity Validation: Check address and data parity
- 3. Format Validation: Verify packet structure and fields
- 4. Channel Validation: Verify target channel is valid
- 5. Buffer Validation: Check buffer availability before acceptance

#### Error Detection and Isolation

#### Flow Control and Backpressure Credit-Based Flow Control

The module implements comprehensive flow control:

- 1. Buffer Status Monitoring: Track buffer utilization per channel
- 2. Backpressure Generation: Assert ready signals based on buffer availability
- 3. Credit Return: Notify network of consumed data for flow control
- 4. Overflow Prevention: Prevent buffer overflow through early backpressure

Stream Boundary Management

EOS (End of Stream) boundaries receive special handling:

```
// EOS tracking per channel
always_ff @(posedge clk) begin
    if (!rst_n) begin
        channel_eos_pending <= '0;
    end else begin
        // Set EOS pending when EOS packet accepted
        if (packet_accepted && w_input_packet.eos) begin
            channel_eos_pending[w_input_packet.chan] <= 1'b1;
        end
        // Clear EOS pending when consumption notified
        if (data_consumed_valid && data_consumed_ready) begin
            channel_eos_pending[data_consumed_channel] <= 1'b0;
        end
    end
end</pre>
```

**Network 2.0 Support** The Network slave fully supports the Network 2.0 protocol specification, using chunk enables instead of the older start/len approach for indicating valid data chunks within each 512-bit packet. This provides more flexible and precise control over partial data transfers.

Chunk Enable Processing

```
// Extract chunk enables from Network 2.0 packet data
assign w_chunk_enables = s_network_pkt_chunk_enables;

// Forward chunk enables to appropriate interface
assign wr_src_chunk_enables = w_chunk_enables; // To SRAM
assign rda_src_chunk_enables = w_chunk_enables; // To RDA (if needed)
```

Monitor Bus Events The module generates comprehensive monitor events for system visibility:

Error Events

- Parity Error: Address or data parity mismatch
- Protocol Error: Invalid packet format or type
- Buffer Overflow: Channel buffer capacity exceeded
- ACK Lost: ACK generation or transmission failure

Performance Events

- Packet Reception: Successful packet acceptance
- Packet Routing: Successful packet classification and routing
- ACK Generation: Successful ACK generation and transmission
- Credit Update: Flow control credit return

Completion Events

- Stream Boundary: EOS packet processing complete
- Buffer Operation: Buffer read/write operations
- Error Recovery: Error condition resolution

### Performance Characteristics Throughput Analysis

- Peak Bandwidth: 512 bits x 1 GHz = 512 Gbps per channel
- Sustained Rate: 100% pipeline utilization with deep buffering
- Multi-Channel: Up to 32 channels with independent processing
- Efficiency: Deep skid buffers enable sustained operation under congestion

### Latency Characteristics

- Validation Latency: <2 cycles for comprehensive validation
- Buffer Traversal: 8-cycle maximum skid buffer latency
- ACK Generation: <5 cycles from packet acceptance to ACK transmission
- Error Detection: <1 cycle for all validation errors

### Reliability Metrics

- Packet Loss: 0% guaranteed (mathematically proven)
- ACK Loss: 0% guaranteed (FIFO-based queuing)
- Error Detection: 100% (comprehensive validation)
- Recovery Time: <10 cycles for error isolation and recovery

## Usage Guidelines Performance Optimization

- Configure buffer depths based on expected packet burst sizes
- Monitor channel utilization and error rates
- Adjust timeout values based on network latency
- Use monitor events for performance analysis and debugging

#### Error Handling

The module provides comprehensive error reporting: - Monitor parity errors for data integrity issues - Check protocol errors for network compliance - Verify ACK generation and delivery - Track per-channel error statistics for fault isolation

#### Flow Control Coordination

Proper flow control requires: 1. Monitor buffer status and backpressure signals 2. Coordinate with upstream traffic sources 3. Handle data consumption notifications correctly 4. Maintain proper ACK response timing #### Sink SRAM Control

**Overview** The Sink SRAM Control provides sophisticated buffering and flow control for incoming data streams from the AXIS slave interface. The module implements single-writer architecture with multi-channel read capabilities, comprehensive stream boundary management, and precise byte strobe forwarding for optimal AXI write performance.

## **Key Features**

- Single Write Interface: Simplified architecture with AXIS Slave as sole writer
- Multi-Channel Read: Parallel read interfaces for maximum AXI engine throughput
- Stream Boundary Management: Complete TLAST lifecycle tracking and completion signaling
- Byte Strobe Forwarding: Precise TSTRB storage and forwarding for AXI write strobes
- SRAM Storage: 530-bit entries with complete packet metadata
- Buffer Flow Control: Stream-aware backpressure and overflow prevention
- Standard AXIS Backpressure: FUB interface uses tvalid/tready for flow control
- Monitor Integration: Rich monitor events for system visibility

## Interface Specification Configuration Parameters

Parameter	Default Value	Description
CHANNELS	32	Number of virtual
		channels
LINES_PER_CHANNEL	256	SRAM depth per
		channel
DATA_WIDTH	512	Data width in bits
PTR_BITS	<pre>\$clog2(LINES_PER_CHANNEL)</pre>	Pointer width (+1 for
	+ 1	wrap bit)
CHAN_BITS	<pre>\$clog2(CHANNELS)</pre>	Channel address width
COUNT_BITS	<pre>\$clog2(LINES_PER_CHANNEL)</pre>	Counter width
NUM_CHUNKS	16	Number of 32-bit chunks
		(512/32)
OVERFLOW_MARGIN	8	Safety margin for
		overflow prevention
USED_THRESHOLD	4	Minimum entries for
_		read operation

## Clock and Reset Signals

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

Write Interface (From AXIS Slave FUB)

Signal Name Type	Width	Direction	Required	Description
fub_axis_tvalidegic	1	Input	Yes	FUB write
fub_axis_treadogic	1	Output	Yes	request valid FUB write request ready
${\bf fub\_axis\_tdata}{\rm logic}$	DATA_	WIDAH	Yes	FUB write
fub_axis_tstrllogic	DATA_	WIDATH/8	Yes	data FUB byte strobes (write enables)
${\bf fub\_axis\_tlast}{\rm logic}$	1	Input	Yes	FUB last beat (end of
fub_axis_tuserlogic	16	Input	Yes	packet) FUB metadata (channel, type)

# Multi-Channel Read Interface (To AXI Engines)

Signal Name	Type	Width Direction	Required	Description
rd_valid	logic	CHANNE <b>KS</b> utput	Yes	Read data valid per channel
rd_ready	logic	CHANNE <b>IIS</b> put	Yes	Read data ready per channel
rd_data	logic	DATA_W <b>DDIFM</b> it x CHAN- NELS	Yes	Read data per channel
rd_type	logic	2 x Output CHAN- NELS	Yes	Packet type per channel
$rd\_eos$	logic	CHANNE <b>KS</b> utput	Yes	End of Stream per channel (from TLAST)
$rd\_tstrb$	logic	(DATA_W <b>ODEPH</b> ∜8) x CHAN- NELS	Yes	Byte strobes per channel

Signal Name	Type	Width	Direction	Required	Description
rd_used_coun	<b>t</b> ogic	8 x CHAN- NELS	Output	Yes	Used entries per channel
$rd\_lines\_for\_t$	<b>logia</b> sfer	8 x CHAN- NELS	Output	Yes	Lines available for transfer per channel

# Data Consumption Notification

Signal Name	Type	Width	Direction	Required	Description
data_consum	nedbgivali	<b>d</b> 1	Output	Yes	Consumption notification valid
data_consum	ıedbgicead	$\mathbf{ly}1$	Input	Yes	Consumption notification ready
data_consum	ıedb <u>g</u> ichaı	an <b>©</b> HAN_	_B <b>IO<sup>rS</sup></b> tput	Yes	Channel that consumed data

# EOS Completion Interface

Signal Name	Type	Width	Direction	Required	Description
eos_complet	ion <u>log</u> icalio	d 1	Output	Yes	EOS completion notification valid
eos_complet	ion <u>log</u> ice ad	ly1	Input	Yes	EOS completion notification ready
eos_complet	ionlogidha	an <b>€l</b> HAN_	_B <b>IO</b> Stput	Yes	Channel with EOS completion

# Control and Status

# $Sink\ SRAM\ FSM$

Figure 10: Sink SRAM FSM

Signal Name	Type	Width	Direction	Required	Description
drain_enable	logic	1	Input	Yes	Enable buffer draining mode
channel_full	logic	CHANNE	EKSutput	Yes	Per-channel full status
$channel\_overf$	<b>llovg</b> ic	CHANNE	E <b>KS</b> utput	Yes	Per-channel overflow status
backpressure_	_where ing	CHANNE	E <b>KS</b> utput	Yes	Per-channel backpressure warning
eos_pending	logic	CHANNE	E <b>KS</b> utput	Yes	EOS pending per channel

### Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

#### **SRAM Architecture**

Sink SRAM Control FSM The Sink SRAM Control operates through a sophisticated flow control and arbitration state machine that manages multichannel buffer operations with stream-aware priority scheduling and comprehensive boundary processing. The FSM coordinates single-writer operations from the AXIS slave FUB interface with multi-channel read arbitration for AXI write engines, implementing priority-based scheduling that favors channels with pending stream boundaries over threshold-based normal operations.

**Key Operations:** - Write State Management: Single-writer flow control with overflow prevention and metadata embedding for 530-bit SRAM entries - **Read Arbitration**: Multi-level priority arbitration favoring EOS/EOL/EOD pending channels, then threshold-based scheduling, then round-robin fairness

- Stream Boundary Processing: Complete TLAST lifecycle tracking with dedicated completion signaling and consumption notification coordination - Buffer Management: Per-channel pointer management with wrap detection, used count tracking, and configurable threshold monitoring - Flow Control Coordination: Standard AXIS backpressure (fub\_axis\_tready) to upstream, overflow warning, and completion notifications

The FSM implements stream-aware buffer management where TLAST boundaries receive highest priority processing to ensure timely descriptor completion signaling, while sophisticated pointer arithmetic and buffer status tracking prevent overflow conditions and coordinate with upstream AXIS flow control. The architecture eliminates traditional multi-writer arbitration complexity through the single-writer design while maintaining optimal multi-channel read performance through priority-based scheduling algorithms.

Storage Format (594 bits total)

The SRAM stores complete packet metadata alongside data for precise forwarding:

TLAST Flow Management

**Critical Design Decision**: TLAST is NOT stored in SRAM but used for completion signaling:

- 1. **TLAST Detection**: AXIS packets arrive with TLAST in beat structure (fub\_axis\_tlast)
- 2. **TLAST Processing**: TLAST triggers descriptor completion logic (control only)
- 3. **TLAST Storage**: TLAST is NOT stored in SRAM only payload data is stored
- 4. **TLAST Control**: TLAST used for completion signaling to scheduler (maps to internal EOS)
- 5. **EOS Completion**: Dedicated FIFO interface for EOS completion notifications

Multi-Channel Buffer Management

Each channel maintains independent: - Write Pointer: Binary pointer with

```
wrap detection - Read Pointer: Binary pointer with wrap detection - Used Count: Number of valid entries available for reading - Open Count: Number of available entries for writing - EOS Pending: Flag indicating EOS completion pending
```

// Write acceptance based on buffer availability (standard AXIS backpressure)

## Buffer Flow Control Write Acceptance Logic

logic [CHAN\_WIDTH-1:0] w\_channel;

```
assign w_channel = fub_axis_tuser[15:8]; // Extract channel from TUSER
assign fub_axis_tready = !w_channel_full[w_channel] &&
                          (r_used_count[w_channel] < (LINES_PER_CHANNEL - OVERFLOW_MARGIN));</pre>
Read Arbitration
The module implements sophisticated read arbitration:
// Priority levels for read arbitration
// 1. Channels with EOS pending (highest priority)
// 2. Channels meeting used threshold
// 3. Round-robin fairness among eligible channels
// 4. Drain mode considerations
assign w_eos_priority = r_eos_pending;
assign w threshold priority = (r used count[i] >= USED THRESHOLD);
assign w_drain_priority = drain_enable && (r_used_count[i] > 0);
Stream Boundary Processing
TLAST boundaries trigger special processing:
// TLAST completion signaling (maps to internal EOS)
always_ff @(posedge clk) begin
    if (!rst_n) begin
        r_eos_pending <= '0;
    end else begin
        // Set EOS pending when TLAST packet written
        if (fub_axis_tvalid && fub_axis_tready && fub_axis_tlast) begin
            r_eos_pending[w_channel] <= 1'b1;</pre>
        end
        // Clear EOS pending when completion signaled
        if (eos_completion_valid && eos_completion_ready) begin
            r_eos_pending[eos_completion_channel] <= 1'b0;</pre>
        end
    end
end
```

### **Data Flow Architecture**

FC/TS Packets: AXIS Slave FUB  $\rightarrow$  Sink SRAM Control  $\rightarrow$  AXI Write Engine

↓ ↓

Single Write 594-bit Storage Multi-Channel Read FUB Interface + Packet Metadata + TSTRB Forwarding

(AXIS-like) (TYPE + TSTRB)

TLAST Flow: TLAST Detection -> Completion Signaling -> Scheduler Notification

Packet-Level Control-Only Descriptor-Level TLAST in AXIS Processing Completion (EOS)

**AXIS Integration** The sink SRAM control integrates with standard AXI-Stream protocol via the FUB interface from axis\_slave.sv:

TSTRB (Byte Strobes): - Standard AXIS uses 64-bit byte strobes for 512-bit data - tstrb[i] = 1 indicates byte i is valid - Stored in SRAM and forwarded to AXI write engine for precise wstrb generation - More fine-grained than legacy chunk enables (byte-level vs 32-bit chunk-level)

**TLAST (Packet Boundary):** - Standard AXIS uses TLAST to mark final beat of packet - Maps to internal EOS for completion signaling - NOT stored in SRAM (control-only signal) - Triggers descriptor completion to scheduler

Monitor Bus Events The module generates comprehensive monitor events:

### Error Events

- Buffer Overflow: When channel buffer exceeds capacity
- Invalid Channel: When write targets invalid channel
- Pointer Corruption: When pointer consistency checks fail

#### Completion Events

- Write Completion: Successful data write to buffer
- Read Completion: Successful data read from buffer
- EOS Completion: End of stream processing complete

#### Threshold Events

- Backpressure Warning: When buffer usage exceeds warning threshold
- Buffer Full: When channel buffer reaches capacity
- Credit Exhausted: When no buffer space available

### Performance Characteristics Throughput Metrics

- Write Throughput: 1 write per cycle when space available
- **Read Throughput**: 1 read per cycle per channel with proper SRAM implementation
- Metadata Overhead: 13.9% (82 metadata bits / 594 total bits)
- Buffer Efficiency: 95%+ utilization with stream-aware flow control

## Latency Characteristics

- Write Latency: 1 cycle for data acceptance
- Read Arbitration: 1-3 cycles depending on priority and contention
- TLAST Processing: 1 cycle for EOS completion signaling
- Completion Notification: 2-4 cycles from consumption to scheduler notification

#### Implementation Notes Multi-Channel Read Support

The current implementation provides a foundation for multi-channel reads but requires additional infrastructure for optimal concurrent operation:

- 1. Multiple SRAM instances (one per channel) Highest performance
- 2. Multi-port SRAM with read arbitration Good performance
- 3. **Time-multiplexed single-port** with scheduling Acceptable performance

#### Buffer Management

Each channel operates independently with: - Independent Pointer Management: Separate read/write pointers per channel - Per-Channel Flow Control: Individual full/empty status tracking - TLAST State Management: Per-channel EOS pending tracking (derived from TLAST) - Completion Coordination: Channel-specific consumption notifications

## Usage Guidelines Performance Optimization

- Configure USED\_THRESHOLD based on AXI engine requirements
- Set OVERFLOW\_MARGIN to prevent buffer overflow under burst conditions
- Use EOS completion interface for proper stream boundary coordination (TLAST -> EOS)
- Monitor backpressure warnings to optimize buffer utilization
- Leverage standard AXIS flow control (fub\_axis\_tready) for upstream coordination

#### Error Handling

The module provides comprehensive error detection: - Monitor channel overflow conditions - Check buffer pointer consistency - Verify TLAST/EOS completion flow - Track per-channel error statistics through monitor events - Validate TSTRB patterns for data integrity ### Sink AXI Write Engine

**Overview** The Sink AXI Write Engine provides high-performance multichannel AXI write operations with sophisticated arbitration, alignment optimization, and transfer strategy selection. The module implements a pure pipeline architecture that eliminates FSM overhead, achieving zero-cycle arbitration to AXI address issue with perfect AXI streaming and natural backpressure handling.

## **Key Features**

- Pure Pipeline Architecture: Zero-cycle arbitration to AXI address issue with no FSM overhead
- Multi-Channel Arbitration: Round-robin arbitration across up to 32 independent channels
- Address Alignment Integration: Uses pre-calculated alignment information from scheduler
- Transfer Strategy Selection: Four distinct transfer modes for optimal performance
- Chunk-Aware Strobes: Precise write strobes based on Network 2.0 chunk enables
- Buffer-Aware Arbitration: Considers SRAM buffer status for optimal throughput
- EOS Processing: Handles End of Stream boundaries for proper completion signaling
- Monitor Integration: Comprehensive event reporting for system visibility

## Interface Specification Configuration Parameters

Parameter	Default Value	Description
NUM_CHANNELS	32	Number of virtual channels
CHAN_WIDTH	<pre>\$clog2(NUM_CHANNELS)</pre>	Width of channel address fields
ADDR_WIDTH	64	Address width for AXI transactions
DATA_WIDTH	512	Data width for AXI and internal interfaces
NUM_CHUNKS	16	Number of 32-bit chunks $(512/32)$
AXI_ID_WIDTH	8	AXI transaction ID width
MAX_BURST_LEN	64	Maximum AXI burst length
MAX_OUTSTANDING	16	Maximum outstanding transactions
TIMEOUT_CYCLES	1000	Timeout threshold for stuck transfers

Parameter	Default Value	Description
ALIGNMENT_BOUNDARY	64	Address alignment boundary (64 bytes)

# Clock and Reset Signals

Signal Name	Type	Width	Direction	Required	Description
clk	logic	1	Input	Yes	System clock
$rst\_n$	logic	1	Input	Yes	Active-low asynchronous reset

# Multi-Channel Scheduler Interface

Signal Name	Type	Width Direction	Required	Description
data_valid	logic	NUM_CHANNELS	Yes	Data transfer request per channel
data_ready	logic	NUM_CH@MDELS	Yes	Data transfer ready per channel
$data\_address$	logic	ADDR_WIMPHH x NUM_CHANNELS	Yes	Data address per channel
data_length	logic	32 x Input NUM_CHANNELS	Yes	Data length per channel (in 4-byte chunks)
data_type	logic	2 x Input NUM_CHANNELS	Yes	Data type per channel
$data\_eos$	logic	NUM_CHANNELS	Yes	End of Stream per channel
data_transfer	<u>l</u> bgingth	32 x Output NUM_CHANNELS	Yes	Actual transfer length per channel
data_done_st	crlogie	NUM_CH@NMELS	Yes	Transfer completion per channel
data_error	logic	NUM_CH <b>ONDEL</b> S	Yes	Transfer error per channel

Address Alignment Bus Interface

Signal Name	Type	Width	Direction	Required	Description
data_alignm	entalig <b>in</b> nfær	ntNTHM6_6	CHANNIELS	Yes	Pre-
					calculated
					alignment
					information
			OTTH 3 13 17 0		per channel
data_alignm	entogivalid	NUM_C	CHANNUELS	Yes	Alignment
					information
					valid per
		31113.6	CII ANNI DI C	***	channel
data_alignm	entogicead	yNUM_(	CHAINTAILS	Yes	Alignment
					information
					ready per
1.4	1	NITING (		W	channel
data_alignm	entogucext	NUM_C	HAMMAHLS	Yes	Request next
					alignment per
J-4- 4	4 <b>1</b>	MIIIM (	OTHANIAM C	<b>V</b>	channel
data_transfe	r_tpmasser_	_pnaset	CHAIDMELS	Yes	Transfer
					phase per
1.4.	1 . 1	I MITTINE (		W	channel
data_sequen	ce <u>io</u> g <b>o</b> mpi	GRENT_(	HAMMARILS	Yes	Transfer
					sequence
					complete per
					channel

# SRAM Read Interface (Multi-Channel)

Signal Name	Type	Width Direction	Required	Description
rd_valid	logic	NUM_CH <b>AN</b> MELS	Yes	Read data valid per channel
rd_ready	logic	NUM_CH <b>@NtpEL</b> S	Yes	Read data ready per channel
rd_data	logic	DATA_WIDATH x NUM CHANNELS	Yes	Read data per channel
$rd\_type$	logic	$\begin{array}{ccc} -& & - \\ 2 & x & & Input \\ NUM\_CHANNELS \end{array}$	Yes	Packet type per channel
rd_chunk_v	<b>alib</b> gic	NUM_CH <b>LINKIS</b> x NUM_CHANNELS	Yes	Chunk enables per channel

Signal Name	Type	Width	Direction	Required	Description
rd_used_cou	n <b>t</b> ogic	8 x NUM_C	Input HANNELS	Yes	Used entries per channel
rd_lines_for_	_togicsfer		Input HANNELS	Yes	Lines available for transfer per channel

# AXI4 Master Write Interface

Signal Name	Type	Width	Direction	Required	Description
aw_valid	logic	1	Output	Yes	Write address valid
$aw\_ready$	logic	1	Input	Yes	Write address ready
aw_addr	logic	$ADDR\_WIDTH$	Output	Yes	Write address
$aw\_len$	logic	8	Output	Yes	Burst length
$aw\_size$	logic	3	Output	Yes	Burst size
$aw\_burst$	logic	2	Output	Yes	Burst type
$\mathbf{aw\_id}$	logic	AXI_ID_WIDTH	Output	Yes	Write ID
$aw\_lock$	logic	1	Output	Yes	Lock type
$aw\_cache$	logic	4	Output	Yes	Cache attributes
aw_prot	logic	3	Output	Yes	Protection attributes
$aw\_qos$	logic	4	Output	Yes	QoS identifier
$aw\_region$	logic	4	Output	Yes	Region identifier
$w_valid$	logic	1	Output	Yes	Write data valid
$w\_ready$	logic	1	Input	Yes	Write data ready
$w\_data$	logic	DATA_WIDTH	Output	Yes	Write data
$\mathbf{w}_{-}\mathbf{strb}$	logic	DATA_WIDTH/8	Output	Yes	Write strobes
$w\_last$	logic	1	Output	Yes	Write last
b_valid	logic	1	Input	Yes	Write response valid
$b\_ready$	logic	1	Output	Yes	Write response ready
$b\_{resp}$	logic	2	Input	Yes	Write response
bid	logic	AXI_ID_WIDTH	Input	Yes	Write ID

# Configuration Interface

Signal Name	Type	Width	Direction	Required	Description
cfg_transfer_	_blegits	8	Input	Yes	Default transfer beats
cfg_enable_	vahighde_	_bleats	Input	Yes	Enable variable beat transfers

Signal Name	Type	Width	Direction	Required	Description
cfg_force_sin	ngleg <u>i</u> bea	at 1	Input	Yes	Force single beat mode
$cfg\_timeout\_$	_eloglele	1	Input	Yes	Enable timeout detection

## Status Interface

Signal Name	Type	Width	Direction	Required	Description
engine_idle	logic	1	Output	Yes	Engine idle status
engine_busy	logic	1	Output	Yes	Engine busy status
outstanding_o	cdogit	16	Output	Yes	Outstanding transaction count

### Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

## Pure Pipeline Architecture Zero-Cycle Arbitration

The engine implements a revolutionary pure pipeline architecture:

Pipeline Stages

```
// Pure combinational arbitration to AXI address issue
logic [NUM_CHANNELS-1:0] w_channel_request_mask;
logic w_grant_valid;
```

```
logic [CHAN_WIDTH-1:0] w_grant_id;
// Request mask: channels with data, alignment, and SRAM data available
assign w_channel_request_mask = data_valid & data_alignment_valid & rd_valid;
// Zero-cycle arbitration to AXI address
assign aw_valid = w_grant_valid;
assign aw_addr = data_address[w_grant_id];
assign aw_id = {{(AXI_ID_WIDTH-CHAN_WIDTH){1'b0}}, w_grant_id};
Multi-Channel Arbitration Round-Robin Fairness
// Round-robin arbiter in grant-ack mode
arbiter_round_robin #(
    .CLIENTS(NUM_CHANNELS),
    .WAIT_GNT_ACK(1) // Hold grant until sequence complete
) u_channel_arbiter (
    .clk(clk),
    .rst_n(rst_n),
    .request(w_channel_request_mask),
    .grant_ack(w_grant_ack),
    .grant_valid(w_grant_valid),
    .grant(w_grant),
    .grant_id(w_grant_id)
):
// Release grant when sequence completes
assign w_grant_ack[i] = w_grant[i] && data_sequence_complete[i] &&
                       w_address_accepted && w_data_complete;
```

#### Request Generation

Channels are eligible for arbitration when: 1. Scheduler Request: data\_valid[i] asserted with valid transfer request 2. Alignment Ready: data\_alignment\_valid[i] with pre-calculated parameters 3. SRAM Data: rd\_valid[i] with buffered data available 4. Buffer Status: rd\_lines\_for\_transfer[i] > 0 indicating sufficient buffering

### Transfer Strategy Selection Four Transfer Strategies

- 1. Precision Strategy: Exact chunk-level transfers for small data
- 2. Aligned Strategy: Optimal alignment to 64-byte boundaries
- 3. Forced Strategy: User-configured fixed burst patterns
- 4. Single Strategy: Single-beat transfers for minimal latency

Strategy Selection Logic

```
// Transfer strategy from alignment information
```

```
case (data_alignment_info[channel].alignment_strategy)
    STRATEGY_PRECISION: begin
        aw len <= 8'h00; // Single beat
        w_strb <= precision_strobe_pattern;</pre>
    end
    STRATEGY_ALIGNED: begin
        aw_len <= data_alignment_info[channel].optimal_burst_len - 1;</pre>
        w_strb <= alignment_strobe_pattern;</pre>
    STRATEGY_STREAMING: begin
        aw_len <= cfg_transfer_beats - 1;</pre>
        w_strb <= {(DATA_WIDTH/8){1'b1}}; // All bytes</pre>
    end
    STRATEGY SINGLE: begin
        aw_len <= 8'h00; // Single beat</pre>
        w_strb <= single_beat_pattern;</pre>
    end
endcase
```

### Address Alignment Integration Pre-Calculated Optimization

The engine leverages the scheduler's address alignment FSM:

```
// Use pre-calculated alignment information
if (data alignment valid[channel]) begin
    case (data_transfer_phase[channel])
        PHASE ALIGNMENT: begin
             aw_addr <= data_alignment_info[channel].aligned_addr;</pre>
             aw_len <= data_alignment_info[channel].first_burst_len;</pre>
             chunk_enables <= data_alignment_info[channel].first_chunk_enables;</pre>
        end
        PHASE_STREAMING: begin
             aw_addr <= streaming_addr;</pre>
             aw_len <= data_alignment_info[channel].optimal_burst_len;</pre>
             chunk_enables <= 16'hFFFF; // All chunks valid</pre>
        end
        PHASE FINAL: begin
             aw addr <= final addr;
             aw_len <= data_alignment_info[channel].final_burst_len;</pre>
             chunk_enables <= data_alignment_info[channel].final_chunk_enables;</pre>
        end
    endcase
end
```

Performance Benefits

1. No Alignment Overhead: Zero calculation time in critical AXI path

- 2. Optimal Burst Planning: Pre-calculated burst lengths and patterns
- 3. **Precise Chunk Strobes**: Pre-calculated strobe patterns from chunk enables
- 4. Transfer Sequence Coordination: Complete sequence planned in advance

## Chunk-Aware Write Strobes Network 2.0 Chunk Processing

```
// Generate AXI write strobes from Network 2.0 chunk enables
function logic [DATA_WIDTH/8-1:0] generate_write_strobes(
    input logic [NUM_CHUNKS-1:0] chunk_enables,
    input logic [5:0] addr_offset
);
   logic [DATA_WIDTH/8-1:0] strobe_mask;
    // Convert chunk enables to byte strobes
   for (int i = 0; i < NUM_CHUNKS; i++) begin</pre>
        if (chunk_enables[i]) begin
            strobe_mask[i*4 +: 4] = 4'hF; // 4 bytes per chunk
        end else begin
            strobe mask[i*4 +: 4] = 4'h0;
        end
    end
    // Apply address offset alignment
    return strobe_mask >> addr_offset;
endfunction
```

Precision Write Control

The engine provides precise write control: - Byte-Level Precision: Accurate strobes based on chunk enables - Alignment Handling: Proper strobe shifting for unaligned addresses - Partial Transfer Support: Handles final partial transfers correctly - Memory Efficiency: Only writes valid data bytes

#### Buffer-Aware Arbitration SRAM Buffer Coordination

Flow Control Benefits

- 1. **Prevents Starvation**: Ensures sufficient buffered data before arbitration
- 2. Optimizes Bursts: Waits for optimal buffer fill levels
- 3. Reduces Latency: Prevents pipeline stalls from insufficient data
- 4. Improves Efficiency: Maximizes AXI burst utilization

### EOS Processing Stream Boundary Handling

```
// EOS detection and completion signaling
logic [NUM_CHANNELS-1:0] w_eos_detected;
logic [NUM_CHANNELS-1:0] w_sequence_complete;

assign w_eos_detected = data_eos & data_valid;

// Sequence completion triggers for grant release
assign data_sequence_complete = w_sequence_complete | w_eos_detected;

// EOS completion notification
always_ff @(posedge clk) begin
    if (!rst_n) begin
        data_done_strobe <= '0;
    end else begin
        data_done_strobe <= w_eos_detected & w_grant_valid;
    end
end</pre>
```

## Performance Characteristics Throughput Analysis

- Peak Bandwidth: 512 bits x 1 GHz = 512 Gbps theoretical maximum
- Sustained Rate: >95\% efficiency with proper buffer management
- Multi-Channel: Full bandwidth utilization across active channels
- Zero-Cycle Arbitration: No arbitration overhead in critical path

### Latency Characteristics

- Arbitration Latency: 0 cycles (pure combinational)
- Address Issue: Immediate upon grant
- Data Pipeline: 1-2 cycles through SRAM to AXI
- Completion Notification: <3 cycles from last data

### Efficiency Metrics

• AXI Utilization: >98% with optimal burst patterns

- Buffer Efficiency: >95% with buffer-aware arbitration
- Channel Fairness: Perfect round-robin fairness
- Error Rate: <0.01% under normal operating conditions

**Monitor Bus Events** The sink AXI write engine generates comprehensive monitor events:

#### Performance Events

- Channel Arbitration: Channel selection and grant timing
- Transfer Start: AXI transaction initiation
- Transfer Complete: AXI transaction completion
- Burst Efficiency: Burst length and utilization metrics
- Buffer Utilization: SRAM buffer usage per channel

#### Error Events

- AXI Error: AXI write response error conditions
- Timeout: Transaction timeout detection
- Buffer Underrun: Insufficient SRAM data during transfer
- Alignment Error: Address alignment validation failure

### Completion Events

- Sequence Complete: Transfer sequence completion per channel
- EOS Processing: End of Stream boundary processing
- Channel Done: Channel transfer completion notification
- Pipeline Flush: Pipeline cleanup operations

### Usage Guidelines Performance Optimization

- Use alignment bus for optimal AXI transfer planning
- Configure buffer thresholds for optimal arbitration efficiency
- Monitor channel utilization and adjust arbitration priorities
- Use transfer strategies appropriate for data patterns

#### Buffer Management

Optimal buffer management requires: 1. Configure USED\_THRESHOLD based on burst requirements 2. Monitor rd\_lines\_for\_transfer for arbitration efficiency 3. Coordinate with SRAM control for optimal buffer utilization 4. Balance buffer depth vs. latency requirements

### Error Handling

The engine provides comprehensive error detection: - Monitor AXI response codes for memory subsystem health - Track timeout conditions for performance analysis - Verify buffer availability before transfer initiation - Use monitor events for debugging and optimization

#### source data path

Figure 11: source data path

### Source Data Path

### Source Data Path

**Overview** The Source Data Path provides a complete integrated data transmission pipeline that combines multi-channel scheduler interfaces, AXI memory read operations, SRAM buffering, AXIS packet transmission, and comprehensive monitor bus aggregation. This wrapper manages the complete data flow from scheduler requests through final AXIS stream transmission.

RTL Module: rtl/amba/axis/axis\_master.sv (AXIS interface) + RAPIDS source components

The wrapper implements sophisticated address alignment processing and stream boundary management to ensure optimal AXI read performance and reliable AXIS packet delivery with zero packet loss guarantees.

#### **Key Features**

- Complete Data Transmission Pipeline: From scheduler requests to AXIS packet transmission
- Standard AXIS Interface: Industry-standard AXI-Stream protocol (no custom credits)
- Multi-Channel Scheduler Interface: Enhanced interface with address alignment bus support
- AXI Read Engine: Optimized multi-channel AXI read operations with tracking
- SRAM Buffering: Multi-channel buffering with preallocation and flow control
- AXIS Master: Multi-channel arbitration with standard AXIS backpressure
- Monitor Bus Aggregation: Unified monitoring from AXI engine, SRAM control, and AXIS master
- Address Alignment Integration: Pre-calculated alignment information for optimal performance

## Interface Specification Clock and Reset

Signal Name	Type	Width	Direction	Required	Description
clk	logic		Input	Yes	System clock
rst_n	logic		Input	Yes	Active-low asynchronous reset

# Configuration Interface

Signal Name	Type	Width	Direction	Required	Description
cfg_transfer_s	l <b>ag</b> ic	2	Input	Yes	Transfer size configuration (00=1Beat, 01=1KB, 10=2KB, 11=4KB)
$cfg\_streaming$	<u>lo</u> ginable	1	Input	Yes	Streaming mode enable
cfg_sram_enal	<b>bdg</b> ic	1	Input	Yes	SRAM buffering enable
cfg_channel_e	hogble	NUM_CI	HANNELS	Yes	Per-channel enable control

# Multi-Channel Scheduler Interface

Signal Name	Type	Width Direction	Required	Description
data_valid	logic	NUM_CHANMELS	Yes	Data transfer request per channel
data_ready	logic	NUM_CH <b>@NONEL</b> S	Yes	Data transfer ready per channel
$data\_address$	logic	ADDR_WIMPEH x NUM_CHANNELS	Yes	Data address per channel
$data\_length$	logic	32 x Input NUM_CHANNELS	Yes	Data length per channel
data_type	logic	2 x Input NUM_CHANNELS	Yes	Data type per channel
data_eos	logic	NUM_CHANNELS	Yes	End of Stream per channel
data_transfer	<u>l</u> beingth	32 x Output NUM_CHANNELS	Yes	Actual transfer length per channel
data_done_st	rlobie	NUM_CH <b>@N</b> UNELS	Yes	Transfer completion per channel

Signal Name	Type	Width	Direction	Required	Description
data_error	logic	NUM_(	CHANDELS	Yes	Transfer error per channel

# Address Alignment Bus Interface

Signal Name	Type	Width	Direction	Required	Description
data_alignm	<b>ent</b> lig <b>imfæ</b> n	t <u>N</u> THMb_0	EH <b>ANNE</b> LS	Yes	Pre- calculated alignment information per channel
data_alignm	enłogivalid	NUM_C	CHANNELS	Yes	Alignment information valid per channel
data_alignm	enlogiæady	rNUM_C	CHONDELS	Yes	Alignment information ready per channel
data_alignm	enlogicext	NUM_0	CHONNELS	Yes	Request next alignment per channel
data_transfe	er <u>t</u> phaser_	_\$H.4 <b>\$</b> &6	CHANNELS	Yes	Current transfer phase per channel
data_sequen	ce <u>lo</u> giompl	e <b>ve</b> M_(	CHONDELS	Yes	Transfer sequence complete per channel

# AXI4 Master Read Interface

Signal Name	Type	Width	Direction	Required	Description
ar_valid	logic	1	Output	Yes	Read address valid
$\operatorname{ar\_ready}$	logic	1	Input	Yes	Read address ready
ar_addr	logic	ADDR_WIDTH	Output	Yes	Read address
$ar\_len$	logic	8	Output	Yes	Burst length
$ar\_size$	logic	3	Output	Yes	Burst size
${ m ar\_burst}$	logic	2	Output	Yes	Burst type
ar_id	logic	AXI_ID_WIDTH	Output	Yes	Read ID
$ar\_lock$	logic	1	Output	Yes	Lock type

Signal Name	Type	Width	Direction	Required	Description
ar_cache	logic	4	Output	Yes	Cache type
$ar\_prot$	logic	3	Output	Yes	Protection type
ar_qos	logic	4	Output	Yes	QoS identifier
ar_region	logic	4	Output	Yes	Region identifier
$r_valid$	logic	1	Input	Yes	Read data valid
$r\_ready$	logic	1	Output	Yes	Read data ready
$r\_data$	logic	DATA_WIDTH	Input	Yes	Read data
$r_resp$	logic	2	Input	Yes	Read response
$r\_last$	logic	1	Input	Yes	Read last
<u>r_id</u>	logic	AXI_ID_WIDTH	Input	Yes	Read ID

## AXI-Stream Master Interface (TX)

Signal Name Type	Width	Direction	Required	Description
axis_src_tx_tdagta	DATA_	_W <b>ID</b> DIF <b>H</b> ut	Yes	Stream data payload
axis_src_tx_tstglc	DATA_	_WDOTH/8	Yes	Byte strobes (write enables)
axis_src_tx_tlagtc	1	Output	Yes	Last transfer in packet
axis_src_tx_thaplid	1	Output	Yes	Stream data valid
axis_src_tx_theady	7 1	Input	Yes	Stream ready (backpressure)
axis_src_tx_tlugir	16	Output	Yes	User sideband (packet metadata)

# TUSER Encoding (Source TX):

[15:8] - Channel ID

[7:0] - Packet type/flags

**Note:** AXIS uses standard tvalid/tready backpressure. No credit channels or custom flow control mechanisms.

Monitor Bus Interface

Signal Name	Type	Width	Direction	Required	Description
mon_valid	logic	1	Output	Yes	Monitor packet valid
mon_ready	logic	1	Input	Yes	Monitor ready to accept
mon_packet	logic	64	Output	Yes	packet Monitor packet data

### Status and Control

Signal Name	Type	Width	Direction	Required	Description
engine_idle	logic	NUM_	CHANDELS	Yes	Engine idle status per channel
engine_busy	logic	NUM_	CHANDELS	Yes	Engine busy status per channel
sram_space_	awaglable	NUM_	CHONDELS	Yes	SRAM space available per channel
axis_backpres	ssløge <u>c</u> ac	t <b>i</b> ve	Output	Yes	AXIS backpressure status
error_axi_tir	netogie	1	Output	Yes	AXI timeout error
error_axis_p	rdogicol	1	Output	Yes	AXIS protocol error
error_buffer_	_ulogderflo	wł	Output	Yes	Buffer underflow error
error_channe	l <u>l</u> igic	CHAN_	_W <b>ODATjH</b> it	Yes	Channel with error

## Architecture Internal Components

- Source AXI Read Engine: Multi-channel AXI read operations with address tracking
- Source SRAM Control: Multi-channel buffering with preallocation and flow control
- $\bullet$   $\mathbf{AXIS}$   $\mathbf{Master}:$  Multi-channel arbitration with standard AXIS backpressure handling
- $\bullet$  Monitor Bus Aggregator: Round-robin aggregation from all three components

### Data Flow Pipeline

- 1. Scheduler Request: Multi-channel scheduler provides data requests with alignment information
- 2. **AXI Read Operations**: AXI engine performs optimized read operations using pre-calculated alignment
- 3. **SRAM Buffering**: SRAM control provides multi-channel buffering with flow control
- 4. **AXIS Transmission**: AXIS master transmits packets with standard backpressure handling
- 5. Flow Control: Standard AXIS backpressure propagates through pipeline

#### Address Alignment Integration

The wrapper integrates with the scheduler's address alignment bus: - **Pre-Calculated Alignment**: Scheduler provides complete alignment information - **Optimal AXI Planning**: Address offset, burst planning, and chunk enables pre-calculated - **Transfer Phase Management**: Alignment/streaming/final transfer phases coordinated - **Performance Benefits**: Eliminates alignment calculation overhead from AXI critical path

### Multi-Channel Operation

Each channel operates independently with: - Independent Credit Tracking: Separate SRAM and Network credit management - Channel-Aware Arbitration: Fair arbitration across active channels - Per-Channel Status: Individual idle/busy and error reporting - Configurable Operation: Per-channel enable and configuration control

#### Standard AXIS Flow Control

The wrapper implements standard AXIS backpressure: - SRAM Buffering: Prevent SRAM buffer overflow - AXIS Backpressure: Standard tvalid/tready flow control - Upstream Coordination: Backpressure propagates from AXIS to SRAM to AXI - Buffer Management: Deep buffering absorbs backpressure transients

 ${\bf AXIS~Integration}~$  The source data path uses standard AXI-Stream (AXIS4) protocol for packet transmission:

Key Benefits: 1. Industry Standard: AXIS is widely supported, well-documented protocol 2. Simplified Flow Control: Standard tvalid/tready backpressure (no custom credits) 3. Cleaner Byte Qualification: Standard tstrb from chunk enables 4. Packet Framing: Standard tlast from internal EOS markers 5. Better Tool Support: Standard protocol enables better IP integration and verification

TSTRB from Chunk Enables: - Chunk enables (16-bit for 512-bit data) -> TSTRB (64-bit byte strobes) - Each chunk enable bit controls 4 bytes (32 bits) - TSTRB provides byte-level granularity for precise data handling

## Usage Guidelines Performance Optimization

- Use address alignment bus for optimal AXI read planning
- Configure SRAM preallocation thresholds based on workload
- Adjust buffer depths based on downstream AXIS sink latency
- Monitor channel utilization and arbitration efficiency

### Address Alignment Usage

The wrapper leverages pre-calculated alignment information:

```
// Alignment information provided by scheduler
alignment_info_t alignment_info = data_alignment_info[channel];
if (data_alignment_valid[channel]) begin
    // Use pre-calculated alignment for optimal AXI reads
    ar_addr <= alignment_info.aligned_addr;
    ar_len <= alignment_info.optimal_burst_len;
    // Chunk enables already calculated for TSTRB conversion
    chunk_enables <= alignment_info.chunk_enables;
end</pre>
```

### Flow Control Management

Proper AXIS backpressure handling requires: 1. Monitor SRAM buffer availability and utilization 2. Respect AXIS tready signal for downstream backpressure 3. Use deep buffering to absorb transient backpressure 4. Handle buffer underflow and timeout conditions

### Error Handling

The wrapper provides comprehensive error detection: - Monitor AXI and AXIS timeout conditions - Check buffer underflow situations - Verify AXIS protocol compliance - Track per-channel error statistics

### Stream Boundary Processing

The wrapper handles stream boundaries correctly: - EOS propagation through the pipeline - Proper packet boundary management - Credit return on stream completion - Coordination with downstream processors

#### MonBus AXIL Group

#### Monitor Bus AXI-Lite Group

**Overview** The Monitor Bus AXI-Lite Group aggregates monitor bus streams from source and sink data paths, applies configurable filtering based on protocol and packet types, and routes filtered packets to dual output paths for comprehensive system monitoring and interrupt generation.

The wrapper implements round-robin arbitration between source and sink monitor streams, comprehensive packet filtering for AXI, Network, and CORE proto-

cols, and provides both interrupt generation and external logging capabilities through separate AXI-Lite interfaces.

### **Key Features**

- Round-Robin Arbitration: Between source and sink monitor streams with built-in skid buffering
- Multi-Protocol Filtering: Configurable packet filtering for AXI, Network, and CORE protocols
- Dual Output Paths: Error/interrupt FIFO for immediate attention and master write FIFO for logging
- Interrupt Generation: Automatic interrupt assertion when error FIFO contains events
- Address Management: Configurable address range for master write operations with automatic wraparound
- **Deep Buffering**: Separate FIFO depths for error/interrupt and master write paths

### Interface Specification Clock and Reset

Signal Name	Type	Width	Direction	Required	Description
axi_aclk	logic	1	Input	Yes	AXI clock
axi_aresetn	logic	1	Input	Yes	AXI active-low reset

## Monitor Bus Inputs

Signal Name	Type	Width	Direction	Required	Description
source_monb	u\$ogivalid	1	Input	Yes	Source monitor stream valid
source_monb	usogiæad	<b>y</b> 1	Output	Yes	Source monitor stream ready
source_monb	usog <b>pa</b> ck	<b>e6</b> 4	Input	Yes	Source monitor packet data
sink_monbus	_lvædid	1	Input	Yes	Sink monitor stream valid
sink_monbus	_keeaidy	1	Output	Yes	Sink monitor stream ready
sink_monbus	_lpgicket	64	Input	Yes	Sink monitor packet data

AXI-Lite Slave Interface (Error/Interrupt FIFO Access)

Signal Name Type	Width	Direction	Required	Description
s_axil_arvalid logic	1	Input	Yes	Read address valid
s_axil_arreadylogic	1	Output	Yes	Read address ready
$s_axil_araddr logic$	$ADDR_{-}$	WIMPEH	Yes	Read address
s_axil_arprot logic	3	Input	Yes	Read protection attributes
s_axil_rvalid logic	1	Output	Yes	Read data valid
s_axil_rready logic	1	Input	Yes	Read data ready
s_axil_rdata logic	DATA_	W <b>ID</b> DIEDHut	Yes	Read data
s_axil_rresp logic	2	Output	Yes	Read response

# AXI-Lite Master Interface (Monitor Data Logging)

Signal Name Type	Width	Direction	Required	Description
m_axil_awvalibogic	1	Output	Yes	Write address
m_axil_awreadygic	1	Input	Yes	valid Write address ready
m_axil_awaddlogic	$\mathrm{ADDR}_{-}$	_W <b>ODAT<sub>PH</sub></b> tt	Yes	Write address
m_axil_awprotogic	3	Output	Yes	Write
				protection
				attributes
m_axil_wvalidogic	1	Output	Yes	Write data
				valid
m_axil_wreadlogic	1	Input	Yes	Write data ready
$m_axil_wdatalogic$	DATA_	W <b>iD</b> Di <b>Eph</b> ut	Yes	Write data
$m_axil_wstrb$ logic	$DATA_{-}$	WIDDIE JALY8	Yes	Write strobes
$m_axil_bvalidlogic$	1	Input	Yes	Write
				response valid
$m_axil_bready$ ogic	1	Output	Yes	Write
				response
				ready
$m_axil_bresp logic$	2	Input	Yes	Write
				response

Configuration Interface

Signal Name	Type	Width	Direction	Required	Description
cfg_base_ado	drlogic	ADDR_	WIDEH	Yes	Base address for master writes
cfg_limit_ad	<b>di</b> logic	ADDR_	WIMPHH	Yes	Limit address for master writes

# AXI Protocol Configuration

Signal Name Type	Width	Direction	Required	Description
cfg_axi_pkt_nloogsids	16	Input	Yes	Drop mask for AXI packet types
cfg_axi_err_s&git	16	Input	Yes	Error FIFO select for AXI packet types
cfg_axi_error <u>lo</u> giask	16	Input	Yes	AXI error event mask
cfg_axi_timeolo <u>gic</u> ma	<b>sk</b> 6	Input	Yes	AXI timeout event mask
cfg_axi_compllogitask	<b>x</b> 16	Input	Yes	AXI completion event mask
cfg_axi_threshoginasl	k 16	Input	Yes	AXI threshold event mask
cfg_axi_perf_loogisk	16	Input	Yes	AXI performance event mask
cfg_axi_addr_logask	16	Input	Yes	AXI address match event mask
cfg_axi_debug <u>lo</u> girask	x 16	Input	Yes	AXI debug event mask

# Network Protocol Configuration

Signal Name	Type	Width	Direction	Required	Description
cfg_network_	_pk <u>tic</u> ma	as <b>k</b> 6	Input	Yes	Drop mask for Network packet types

Signal Name	Type	Width	Direction	Required	Description
cfg_network	_drg <u>ic</u> sel	eclt6	Input	Yes	Error FIFO select for Network packet types
cfg_network_	_elngior_1	m <b>ás</b> k	Input	Yes	Network error event mask
cfg_network_	_tliogieou	t_1m6nask	Input	Yes	Network timeout event mask
cfg_network_	_dognipl_	_mlask	Input	Yes	Network completion event mask
cfg_network_	_dredit_	_mla6sk	Input	Yes	Network credit event mask
cfg_network_	_d <b>hgic</b> ne	l_1m6ask	Input	Yes	Network channel event mask
cfg_network_	_sltogiam	_nnask	Input	Yes	Network stream event mask

# CORE Protocol Configuration

Signal Name	Type	Width	Direction	Required	Description
cfg_core_pk	t_logásk	16	Input	Yes	Drop mask for CORE packet types
cfg_core_err	·_keliect	16	Input	Yes	Error FIFO select for CORE packet types
cfg_core_err	od <u>o</u> ginask	<b>x</b> 16	Input	Yes	CORE error event mask
cfg_core_tin	ne <del>logt</del> c_m	asl <b>k</b> i	Input	Yes	CORE timeout event mask
cfg_core_cor	mpldg <u>i</u> rnas	k16	Input	Yes	CORE completion event mask

Signal Name	Type	Width	Direction	Required	Description
cfg_core_th	res <b>h</b> gi <u></u> ma	skl6	Input	Yes	CORE threshold event mask
cfg_core_pe	rf <u>lo</u> giask	16	Input	Yes	CORE performance event mask
cfg_core_de	bul <u>ggi</u> ma	<b>sk</b> 16	Input	Yes	CORE debug event mask

### Status and Interrupt

Signal Name	Type	Width	Direction	Required	Description
irq_out	logic	1	Output	Yes	Interrupt output (asserted when error FIFO not empty)

#### **Architecture** Internal Components

- Monitor Bus Arbiter: Round-robin arbitration between source and sink streams
- Packet Filter: Multi-level filtering based on protocol, packet type, and event codes
- Error/Interrupt FIFO: Stores filtered events requiring immediate attention
- Master Write FIFO: Stores filtered events for external logging
- AXI-Lite Slave: Provides access to error/interrupt FIFO contents
- AXI-Lite Master: Writes monitor data to configurable memory regions

## Filtering Pipeline

- 1. Protocol Extraction: Extract protocol field from 64-bit monitor packet
- 2. Packet Type Filtering: Apply protocol-specific packet type masks
- 3. **Event Code Filtering**: Apply individual event code masks within each packet type
- 4. **Routing Decision**: Route to error FIFO, master write FIFO, or drop based on configuration

### Address Management

The master write interface maintains an address counter that: - Starts at cfg\_base\_addr - Increments by 4 bytes (32-bit bus) or 8 bytes (64-bit bus)

#### Monitor Bus Write FSM

Figure 12: Monitor Bus Write FSM

per transaction - Wraps to cfg\_base\_addr when exceeding cfg\_limit\_addr - Supports both 32-bit and 64-bit AXI-Lite data widths

Monitor Bus AXI-Lite Group FSM The Monitor Bus AXI-Lite Group implements a dedicated master write state machine that manages efficient logging of filtered monitor packets to external memory through configurable AXI-Lite write operations. The FSM coordinates 64-bit monitor packet adaptation to both 32-bit and 64-bit AXI-Lite data buses with sophisticated address management and comprehensive error handling for reliable system observability.

Key Operations: - Write Transaction Management: AXI4-Lite compliant write operations with proper address and data phase coordination for reliable monitor packet logging - Bus Width Adaptation: Dynamic adaptation between 64-bit monitor packets and configurable 32-bit/64-bit AXI-Lite data buses with automatic two-phase writes for narrow buses - Address Management: Configurable base address with automatic increment and wraparound logic for circular buffer logging with overflow prevention - FIFO Coordination: Deep FIFO buffering for monitor packets with ready/valid handshake management to prevent data loss during high-frequency monitoring events - Error Recovery: Comprehensive error detection and recovery for AXI-Lite transaction failures with monitor event logging for system diagnostics

The FSM operates as a dedicated AXI-Lite master that provides robust monitor packet logging capabilities, implementing a five-state transaction pipeline that ensures reliable write operations while adapting to different bus configurations. The architecture supports both immediate error/interrupt FIFO access through a slave interface and continuous logging through the master interface, enabling comprehensive system monitoring with configurable filtering and dual-path event routing for both real-time alerts and historical analysis.

**Network 2.0 Support** The monitor bus aggregation supports the Network 2.0 protocol specification, which uses chunk enables instead of the older start/len approach for indicating valid data chunks within each 512-bit packet. This provides more flexible and precise control over partial data transfers.

### Usage Guidelines Configuration Setup

- 1. Configure base and limit addresses for master write logging region
- 2. Set protocol-specific packet type masks to drop unwanted events
- 3. Configure error select masks to route critical events to interrupt FIFO
- 4. Set individual event masks for fine-grained filtering control

Interrupt Handling

The interrupt output is asserted whenever the error/interrupt FIFO contains one or more events. Software should: 1. Read from the slave AXI-Lite interface to retrieve error events 2. Process events appropriately based on protocol and event type 3. Continue reading until FIFO is empty (interrupt deasserts)

### Performance Considerations

- Configure FIFO depths based on expected event rates and processing latency
- Use appropriate address ranges to avoid memory conflicts
- Monitor FIFO status to prevent overflow conditions
- Consider using deeper FIFOs for systems with high monitor event rates

### FSM Summary

### RAPIDS RTL FSM Summary Table

### Complete List of State Machines in RAPIDS RTL

FSM Name	Module File	States	PlantUML Status	Purpose
Scheduler FSM	scheduler.sv	6 states	CURRENT	Descriptor execution, credit manage- ment, program sequenc-
Address Align- ment FSM	scheduler.sv	7 states	CURRENT	ing Address alignment calcula- tion and transfer
Descriptor Engine FSM	descriptor_eng	i <b>nSestan</b> tes	CURRENT	planning APB/RDA descriptor processing, AXI read
Program Write Engine FSM	program_engine	. <b>s</b> vstates	CURRENT	operations Post- processing program writes, AXI write operations

FSM Name	Module File	States	PlantUML Status	Purpose
Sink AXI Write Engine FSM	sink_axi_write	e_e∓nsgländes sv	CURRENT	Multi- channel AXI write arbitra- tion and data transfer
Source SRAM Control	source_sram_co	on <b>thes</b> bu <b>sv</b> e Mgmt	CURRENT	Multi- channel SRAM resource manage- ment and EOS handling
Sink SRAM Control FSM	sink_sram_con	t <b>r&amp;lstav</b> es	CURRENT	Single-write/multi read SRAM control with stream bound-aries
Network Master FSM	network_master	r. <b>£t</b> ipeline stages	CURRENT	Credit- based Network packet transmis- sion
Network Slave ACK FSM	network_slave	.s6 states	CURRENT	ACK generation and priority arbitration
Monitor Bus Write FSM	monbus_axil_gr	rotipstates	CURRENT	AXI4-Lite master write for monitor events

 $\textbf{State Machine Details} \quad 1. \ \text{Scheduler FSM (scheduler.sv)}$ 

 $\mathbf{States:} \ \ \mathtt{SCHED\_IDLE}, \ \ \mathtt{SCHED\_WAIT\_FOR\_CONTROL}, \ \ \mathtt{SCHED\_DESCRIPTOR\_ACTIVE},$ 

SCHED\_ISSUE\_PROGRAMO, SCHED\_ISSUE\_PROGRAM1, SCHED\_ERROR

**Key Features:** - Dual EOS handling (packet-level + descriptor-level) - Credit management with early warning - Timeout detection and recovery - Sequential program engine coordination - Channel reset support with graceful shutdown - Stream boundary processing (EOS support) - Generic RDA completion interface - Sticky error flags for comprehensive tracking - Monitor bus integration with standardized packets

\_\_\_\_\_

2. Address Alignment FSM (scheduler.sv)

States: ALIGN\_IDLE, ANALYZE\_ADDRESS, CALC\_FIRST\_TRANSFER, CALC\_STREAMING, CALC\_FINAL\_TRANSFER, ALIGNMENT\_COMPLETE, ALIGNMENT\_ERROR

Key Features: - Parallel Operation: Runs in parallel with main scheduler FSM during SCHED\_DESCRIPTOR\_ACTIVE - Pre-Calculated Alignment: Complete address alignment analysis before AXI transactions - Alignment Information Bus: Provides comprehensive alignment data to AXI engines - Hidden Latency: Alignment calculation during non-critical descriptor processing - Optimal Performance: Eliminates alignment overhead from AXI critical timing paths

**Architecture Benefits:** - Single alignment calculation unit (resource efficient) - Pre-calculated chunk enables and burst parameters - Complete transfer sequence planning - Clean AXI engine interfaces without alignment logic

\_\_\_\_\_

3. Descriptor Engine FSM (descriptor engine.sv)

States: DESC\_IDLE, DESC\_APB\_READ, DESC\_AXI\_ADDR, DESC\_AXI\_DATA, DESC\_PROCESS, DESC\_ERROR

**Key Features:** - APB interface for descriptor reads - AXI4 master for RDA descriptor fetching - Descriptor validation and parsing - Stream boundary detection - Error handling and recovery - Monitor bus integration

\_\_\_\_

4. Program Write Engine FSM (program\_engine.sv)

States: PROG\_IDLE, PROG\_AXI\_ADDR, PROG\_AXI\_DATA, PROG\_RESPONSE

**Key Features:** - Post-processing program execution - AXI4 master write operations - Error handling and recovery - Completion signaling to scheduler

F C! 1 ANTINE TO : DOM ( : 1 · · · · · )

5. Sink AXI Write Engine FSM (sink\_axi\_write\_engine.sv)

States: WRITE\_IDLE, WRITE\_ADDR, WRITE\_DATA, WRITE\_RESP, WRITE\_ERROR, WRITE\_FLUSH, WRITE\_BARRIER

**Key Features:** - Multi-channel arbitration (round-robin with priorities) - Stream boundary handling (EOS barriers) - Error recovery and reporting - Backpressure management - Channel reset coordination

\_\_\_\_

6. Source SRAM Control (source\_sram\_control.sv)

Control Patterns: MONITOR, WRITE\_VALIDATE, WRITE\_EXECUTE, READ\_SERVE, CONSUMPTION\_UPDATE, PREALLOC\_MANAGE, ERROR\_HANDLE

Key Features: - Multi-Channel Resource Management: Up to 32 concurrent channels - EOS-Only Format: 531-bit SRAM entries (reduced from 533-bit) - Preallocation System: Credit-based write authorization - Channel Availability Interface: Real-time space tracking - Loaded Lines Generation: Network Master channel selection assistance - Deadlock Prevention: Safety margins and threshold monitoring - Performance Optimization: Concurrent multi-channel operations

**Architecture Benefits:** - Dynamic resource allocation prevents waste - High throughput with scalable channel count - Comprehensive error recovery and monitoring - Clean separation of resource management from data flow

\_\_\_\_

7. Sink SRAM Control FSM (sink sram control.sv)

States: IDLE, WRITE\_READY, WRITE\_EXECUTE, READ\_ARBITRATE, READ\_EXECUTE, CONSUMPTION\_NOTIFY, ERROR, BARRIER\_MGMT

Key Features: - Single Write Interface: From Network Slave (533-bit format) - Multi-Channel Read Interface: To AXI Write Engine - RDA Packet Bypass: Direct routing to Descriptor Engine - Stream Boundary Management: EOS barrier handling - Round-Robin Arbitration: Fair channel selection with priorities - Threshold-Based Flow Control: Optimal buffer utilization

Architecture Benefits: - Clean write/read interface separation - Efficient metadata handling (4.1% overhead) - High buffer efficiency (95%+) - Robust boundary processing

\_\_\_\_

8. Network Master FSM (network\_master.sv)

Pipeline Stages: Credit-based transmission pipeline

**Key Features:** - Credit-based flow control - Packet generation and transmission - Channel arbitration and selection - Network interface management

\_\_\_\_

9. Network Slave ACK FSM (network\_slave.sv)

States: ACK\_IDLE, ACK\_PRIORITY, ACK\_GENERATE, ACK\_SEND, ACK\_COMPLETE, ACK\_ERROR

Key Features: - Priority-based ACK generation - Multiple ACK types support - Error handling and recovery - Network coordination

10. Monitor Bus Write FSM (monbus axil group.sv)

States: WRITE\_IDLE, WRITE\_ADDR, WRITE\_DATA\_LOW, WRITE\_DATA\_HIGH, WRITE\_RESP

Key Features: - AXI4-Lite master write transactions - 64-bit monitor packet to 32-bit bus adaptation - Address increment management - Error handling and reporting - Two-phase write for 32-bit buses (low/high words) - Single-phase write for 64-bit buses - Configurable base address for monitor logging - FIFO-based packet queuing

### FSM Interactions and Dependencies Primary Data Flow FSMs

- 1. Descriptor Engine -> Scheduler -> Program Write Engine
- 2. Network Slave -> Sink SRAM Control -> Sink AXI Write Engine
- 3. Source AXI Read Engine -> Source SRAM Control -> Network Master
- 4. Scheduler -> Address Alignment FSM (parallel operation)

Support/Infrastructure FSMs

- 1. Network Slave ACK FSM Supports packet reception
- 2. Monitor Bus Write FSM Supports event logging
- 3. Address Alignment FSM Supports optimal AXI performance

### SRAM Control Comparison

Feature	Source SRAM Control	Sink SRAM Control
Architecture	Resource Management	Traditional FSM
Write	Multi-Channel (up to 32)	Single Channel
Interface		
Read	Single Channel	Multi-Channel
Interface		
$\mathbf{SRAM}$	531 bits (EOS only)	533  bits (EOS + Type)
Format		
Overhead	3.3%	4.1%
Primary	Preallocation Credits	Stream Barriers
Feature		
Channel	Dynamic Availability	Round-Robin $+$ Priority
Selection		

Reset and Error Coordination

- All FSMs support channel reset with graceful shutdown
- Error states propagate through data flow chain
- Monitor FSMs provide observability for all operations
- Source/Sink SRAM controls coordinate resource availability

**Address Alignment FSM Integration** The Address Alignment FSM is a critical component that:

## Parallel Operation Model

- Runs concurrently with main scheduler FSM during SCHED\_DESCRIPTOR\_ACTIVE
- Provides alignment information before AXI engines begin transactions
- Hidden latency calculation during descriptor processing phase

### Alignment Information Bus

```
typedef struct packed {
                                                 // Pre-calculated
    logic
                            is_aligned;
                                                 // Address alignment offset
   logic [5:0]
                            addr offset;
                            first_burst_len; // Optimized first burst
   logic [7:0]
   logic [7:0]
                            optimal burst len; // Streaming burst length
   logic [7:0]
                            final_burst_len;
                                                // Final transfer burst
                           first_chunk_enables; // First transfer chunks
   logic [NUM_CHUNKS-1:0]
   logic [NUM CHUNKS-1:0] final chunk enables; // Final transfer chunks
} alignment_info_t;
```

### **Performance Benefits**

- 1. Zero AXI Latency: No alignment calculation in critical path
- 2. Optimal Burst Planning: Pre-calculated lengths maximize efficiency
- 3. Precise Resource Usage: Exact chunk enable prediction
- 4. Enhanced Throughput: Parallel operation eliminates alignment overhead

This comprehensive FSM architecture provides robust, high-performance data processing with optimal resource utilization and comprehensive error handling across the entire RAPIDS pipeline.

### Chapter 3: Interfaces and Busses

**Top-Level Ports** 

RAPIDS Top-Level Interfaces v3.0 - AXIS4 Migration

Clock and Reset

Signal	IO	Description
core_clk	Ι	System clock
core_rstn	Ι	Active-low reset

## Source Data Path

# $\mathbf{AXI4}\ \mathbf{AR}\ \mathbf{Master}\ \mathbf{Interface}\ (\mathbf{512}\text{-bit}\ \mathbf{data})$

Signal	Ю	Description
axi_src_data_ar_valid	О	Read address valid
axi_src_data_ar_ready	I	Read address ready
axi_src_data_ar_addr[39:0]	O	Read address
axi_src_data_ar_len[7:0]	O	Burst length - 1
<pre>axi_src_data_ar_size[2:0]</pre>	O	Transfer size
<pre>axi_src_data_ar_burst[1:0]</pre>	O	Burst type
axi_src_data_ar_id[7:0]	O	Transaction ID
axi_src_data_ar_lock	O	Lock type
<pre>axi_src_data_ar_cache[3:0]</pre>	O	Cache attributes
<pre>axi_src_data_ar_prot[2:0]</pre>	O	Protection attributes
axi_src_data_ar_qos[3:0]	O	Quality of Service
<pre>axi_src_data_ar_region[3:0]</pre>	O	Region identifier
axi_src_data_ar_user	O	User-defined
axi_src_data_r_valid	I	Read data valid
axi_src_data_r_ready	O	Read data ready
axi_src_data_r_data[511:0]	Ι	Read data
axi_src_data_r_id[7:0]	I	Transaction ID
axi_src_data_r_resp[1:0]	I	Read response
axi_src_data_r_last	I	Last transfer in burst
axi_src_data_r_user	Ι	User-defined

# AXI4 AW Master Interface (32-bit control data)

Signal	IO	Description
axi_src_ctrl_aw_valid	О	Write address valid
axi_src_ctrl_aw_ready	Ι	Write address ready
axi_src_ctrl_aw_addr[39:0]	O	Write address
axi_src_ctrl_aw_len[7:0]	O	Burst length - 1
axi_src_ctrl_aw_size[2:0]	O	Transfer size
<pre>axi_src_ctrl_aw_burst[1:0]</pre>	O	Burst type
<pre>axi_src_ctrl_aw_id[7:0]</pre>	O	Transaction ID
axi_src_ctrl_aw_lock	O	Lock type
<pre>axi_src_ctrl_aw_cache[3:0]</pre>	O	Cache attributes

Signal	IO	Description
axi_src_ctrl_aw_prot[2:0]	О	Protection attributes
axi_src_ctrl_aw_qos[3:0]	O	Quality of Service
<pre>axi_src_ctrl_aw_region[3:0]</pre>	O	Region identifier
axi_src_ctrl_aw_user	O	User-defined
axi_src_ctrl_w_valid	O	Write data valid
axi_src_ctrl_w_ready	I	Write data ready
<pre>axi_src_ctrl_w_data[31:0]</pre>	O	Write data
<pre>axi_src_ctrl_w_strb[3:0]</pre>	O	Write strobes
axi_src_ctrl_w_last	O	Last transfer in burst
axi_src_ctrl_w_user	O	User-defined
axi_src_ctrl_b_valid	I	Write response valid
axi_src_ctrl_b_ready	O	Write response ready
axi_src_ctrl_b_id[7:0]	I	Transaction ID
<pre>axi_src_ctrl_b_resp[1:0]</pre>	I	Write response
axi_src_ctrl_b_user	Ι	User-defined

# AXI4 AR Master Interface (512-bit descriptor data)

Signal	IO	Description
axi_src_desc_ar_valid	O	Read address valid
axi_src_desc_ar_ready	Ι	Read address ready
axi_src_desc_ar_addr[39:0]	Ο	Read address
axi_src_desc_ar_len[7:0]	O	Burst length - 1
axi_src_desc_ar_size[2:0]	O	Transfer size
<pre>axi_src_desc_ar_burst[1:0]</pre>	Ο	Burst type
axi_src_desc_ar_id[7:0]	Ο	Transaction ID
axi_src_desc_ar_lock	O	Lock type
<pre>axi_src_desc_ar_cache[3:0]</pre>	O	Cache attributes
<pre>axi_src_desc_ar_prot[2:0]</pre>	Ο	Protection attributes
axi_src_desc_ar_qos[3:0]	O	Quality of Service
<pre>axi_src_desc_ar_region[3:0]</pre>	Ο	Region identifier
axi_src_desc_ar_user	Ο	User-defined
axi_src_desc_r_valid	Ι	Read data valid
axi_src_desc_r_ready	Ο	Read data ready
axi_src_desc_r_data[511:0]	Ι	Read data
<pre>axi_src_desc_r_id[7:0]</pre>	Ι	Transaction ID
axi_src_desc_r_resp[1:0]	Ι	Read response
axi_src_desc_r_last	I	Last transfer in burst
axi_src_desc_r_user	Ι	User-defined

AXI4-Lite Slave Interface (Source Configuration)

Signal	IO	Description
axil_src_cfg_aw_valid	Ι	Write address valid
axil_src_cfg_aw_ready	O	Write address ready
<pre>axil_src_cfg_aw_addr[39:0]</pre>	I	Write address
<pre>axil_src_cfg_aw_prot[2:0]</pre>	I	Protection attributes
axil_src_cfg_w_valid	I	Write data valid
axil_src_cfg_w_ready	O	Write data ready
<pre>axil_src_cfg_w_data[31:0]</pre>	I	Write data
axil_src_cfg_w_strb[3:0]	I	Write strobes
axil_src_cfg_b_valid	O	Write response valid
axil_src_cfg_b_ready	I	Write response ready
axil_src_cfg_b_resp[1:0]	O	Write response
axil_src_cfg_ar_valid	I	Read address valid
axil_src_cfg_ar_ready	O	Read address ready
<pre>axil_src_cfg_ar_addr[39:0]</pre>	I	Read address
<pre>axil_src_cfg_ar_prot[2:0]</pre>	I	Protection attributes
axil_src_cfg_r_valid	O	Read data valid
axil_src_cfg_r_ready	I	Read data ready
axil_src_cfg_r_data[31:0]	Ο	Read data
axil_src_cfg_r_resp[1:0]	Ο	Read response

## AXI4-Stream Master Interface (TX) - NEW v3.0

Signal	Ю	Description
axis_src_tx_tdata[511:0]	О	Stream data payload
<pre>axis_src_tx_tstrb[63:0]</pre>	O	Byte strobes (write enables)
axis_src_tx_tlast	Ο	Last transfer in packet
axis_src_tx_tvalid	Ο	Stream data valid
axis_src_tx_tready	I	Stream ready (backpressure)
<pre>axis_src_tx_tuser[15:0]</pre>	О	User sideband (packet metadata)

## TUSER Encoding (Source TX):

[15:8] - Reserved for future use

[7:0] - Packet type/flags

**Note:** AXIS uses standard tstrb for byte-level validity instead of custom chunk\_enables. All credits and ACK mechanisms removed from streaming interface.

## Sink Data Path

## AXI4 AW Master Interface (512-bit data)

Signal	Ю	Description
axi_snk_data_aw_valid	O	Write address valid
axi_snk_data_aw_ready	I	Write address ready
axi_snk_data_aw_addr[39:0]	O	Write address
axi_snk_data_aw_len[7:0]	O	Burst length - 1
axi_snk_data_aw_size[2:0]	O	Transfer size
<pre>axi_snk_data_aw_burst[1:0]</pre>	O	Burst type
axi_snk_data_aw_id[7:0]	O	Transaction ID
axi_snk_data_aw_lock	O	Lock type
axi_snk_data_aw_cache[3:0]	O	Cache attributes
<pre>axi_snk_data_aw_prot[2:0]</pre>	O	Protection attributes
axi_snk_data_aw_qos[3:0]	O	Quality of Service
<pre>axi_snk_data_aw_region[3:0]</pre>	O	Region identifier
axi_snk_data_aw_user	O	User-defined
axi_snk_data_w_valid	O	Write data valid
axi_snk_data_w_ready	I	Write data ready
axi_snk_data_w_data[511:0]	O	Write data
axi_snk_data_w_strb[63:0]	O	Write strobes
axi_snk_data_w_last	O	Last transfer in burst
axi_snk_data_w_user	O	User-defined
axi_snk_data_b_valid	Ι	Write response valid
axi_snk_data_b_ready	O	Write response ready
<pre>axi_snk_data_b_id[7:0]</pre>	I	Transaction ID
axi_snk_data_b_resp[1:0]	I	Write response
axi_snk_data_b_user	I	User-defined

# AXI4 AW Master Interface (32-bit control data)

Signal	Ю	Description
axi_snk_ctrl_aw_valid	Ο	Write address valid
axi_snk_ctrl_aw_ready	Ι	Write address ready
axi_snk_ctrl_aw_addr[39:0]	O	Write address
axi_snk_ctrl_aw_len[7:0]	Ο	Burst length - 1
<pre>axi_snk_ctrl_aw_size[2:0]</pre>	O	Transfer size
<pre>axi_snk_ctrl_aw_burst[1:0]</pre>	O	Burst type
<pre>axi_snk_ctrl_aw_id[7:0]</pre>	Ο	Transaction ID
axi_snk_ctrl_aw_lock	Ο	Lock type
<pre>axi_snk_ctrl_aw_cache[3:0]</pre>	O	Cache attributes
<pre>axi_snk_ctrl_aw_prot[2:0]</pre>	O	Protection attributes
axi_snk_ctrl_aw_qos[3:0]	O	Quality of Service
<pre>axi_snk_ctrl_aw_region[3:0]</pre>	Ο	Region identifier
axi_snk_ctrl_aw_user	Ο	User-defined
axi_snk_ctrl_w_valid	O	Write data valid

Signal	IO	Description
axi_snk_ctrl_w_ready	I	Write data ready
axi_snk_ctrl_w_data[31:0]	O	Write data
axi_snk_ctrl_w_strb[3:0]	O	Write strobes
axi_snk_ctrl_w_last	O	Last transfer in burst
axi_snk_ctrl_w_user	O	User-defined
axi_snk_ctrl_b_valid	I	Write response valid
axi_snk_ctrl_b_ready	O	Write response ready
axi_snk_ctrl_b_id[7:0]	I	Transaction ID
axi_snk_ctrl_b_resp[1:0]	I	Write response
axi_snk_ctrl_b_user	Ι	User-defined

# AXI4 AR Master Interface (512-bit descriptor data)

Signal	IO	Description
axi_snk_desc_ar_valid	0	Read address valid
axi_snk_desc_ar_ready	I	Read address ready
axi_snk_desc_ar_addr[39:0]	O	Read address
axi_snk_desc_ar_len[7:0]	O	Burst length - 1
<pre>axi_snk_desc_ar_size[2:0]</pre>	0	Transfer size
<pre>axi_snk_desc_ar_burst[1:0]</pre>	O	Burst type
axi_snk_desc_ar_id[7:0]	O	Transaction ID
axi_snk_desc_ar_lock	O	Lock type
axi_snk_desc_ar_cache[3:0]	O	Cache attributes
<pre>axi_snk_desc_ar_prot[2:0]</pre>	Protection attributes	
axi_snk_desc_ar_qos[3:0]	O	Quality of Service
<pre>axi_snk_desc_ar_region[3:0]</pre>	O	Region identifier
axi_snk_desc_ar_user	O	User-defined
axi_snk_desc_r_valid	I	Read data valid
axi_snk_desc_r_ready	O	Read data ready
axi_snk_desc_r_data[511:0]	I	Read data
axi_snk_desc_r_id[7:0]	I	Transaction ID
axi_snk_desc_r_resp[1:0]	I	Read response
axi_snk_desc_r_last	I	Last transfer in burst
axi_snk_desc_r_user	I	User-defined

# AXI4-Lite Slave Interface (Sink Configuration)

Signal	IO	Description
axil_snk_cfg_aw_valid	I	Write address valid
axil_snk_cfg_aw_ready	O	Write address ready
axil snk cfg aw addr[39:0]	Ι	Write address

Signal	IO	Description
axil_snk_cfg_aw_prot[2:0]	Ι	Protection attributes
axil_snk_cfg_w_valid	I	Write data valid
axil_snk_cfg_w_ready	O	Write data ready
axil_snk_cfg_w_data[31:0]	I	Write data
axil_snk_cfg_w_strb[3:0]	I	Write strobes
axil_snk_cfg_b_valid	O	Write response valid
axil_snk_cfg_b_ready	I	Write response ready
axil_snk_cfg_b_resp[1:0]	O	Write response
axil_snk_cfg_ar_valid	I	Read address valid
axil_snk_cfg_ar_ready	O	Read address ready
<pre>axil_snk_cfg_ar_addr[39:0]</pre>	I	Read address
<pre>axil_snk_cfg_ar_prot[2:0]</pre>	I	Protection attributes
axil_snk_cfg_r_valid	O	Read data valid
axil_snk_cfg_r_ready	I	Read data ready
<pre>axil_snk_cfg_r_data[31:0]</pre>	O	Read data
axil_snk_cfg_r_resp[1:0]	Ο	Read response

## AXI4-Stream Slave Interface (RX) - NEW v3.0 $\,$

Signal	Ю	Description
axis_snk_rx_tdata[511:0]	Ι	Stream data payload
axis_snk_rx_tstrb[63:0]	Ι	Byte strobes (write enables)
axis_snk_rx_tlast	I	Last transfer in packet
axis_snk_rx_tvalid	I	Stream data valid
axis_snk_rx_tready	O	Stream ready (backpressure)
axis_snk_rx_tuser[15:0]	Ι	User sideband (packet metadata)

## TUSER Encoding (Sink RX):

[15:8] - Reserved for future use

[7:0] - Packet type/flags

**Note:** AXIS uses standard tstrb for byte-level validity instead of custom chunk\_enables. All credits and ACK mechanisms removed from streaming interface.

## Monitor Bus AXI4-Lite Group Interfaces

## AXI4-Lite Slave Interface (Error/Interrupt Read)

Signal	IO	Description
axil4_mon_e	err_ar_vlalid	Read address valid

Signal	IO	Description
axil4_mon_e	rr_ar_r@ady	Read address ready
axil4_mon_e	rr_ar_alddr[31:0]	Read address
axil4_mon_e	rr_ar_prot[2:0]	Protection attributes
axil4_mon_e	rr_r_va <b>O</b> id	Read data valid
axil4_mon_e	rr_r_relady	Read data ready
axil4_mon_e	rr_r_da@a[63:0]	Read data (64-bit monitor
		packets)
axil4_mon_e	rr_r_re3p[1:0]	Read response

# AXI4-Lite Master Interface (Monitor Write)

Signal	IO	Description
axil4_mon_wr_aw_valid	О	Write address valid
axil4_mon_wr_aw_ready	I	Write address ready
axil4_mon_wr_aw_addr[31:0]	Ο	Write address
<pre>axil4_mon_wr_aw_prot[2:0]</pre>	O	Protection attributes
axil4_mon_wr_w_valid	O	Write data valid
axil4_mon_wr_w_ready	I	Write data ready
axil4_mon_wr_w_data[31:0]	O	Write data
axil4_mon_wr_w_strb[3:0]	O	Write strobes
axil4_mon_wr_b_valid	I	Write response valid
axil4_mon_wr_b_ready	O	Write response ready
axil4_mon_wr_b_resp[1:0]	I	Write response

# AXI4-Lite Slave Interface (Monitor Configuration)

Signal	IO	Description
axil4_mon_cfg_aw_valid	I	Write address valid
axil4_mon_cfg_aw_ready	O	Write address ready
axil4_mon_cfg_aw_addr[31:0]	I	Write address
<pre>axil4_mon_cfg_aw_prot[2:0]</pre>	I	Protection attributes
axil4_mon_cfg_w_valid	I	Write data valid
axil4_mon_cfg_w_ready	O	Write data ready
axil4_mon_cfg_w_data[31:0]	Ι	Write data
axil4_mon_cfg_w_strb[3:0]	I	Write strobes
axil4_mon_cfg_b_valid	O	Write response valid
axil4_mon_cfg_b_ready	I	Write response ready
axil4_mon_cfg_b_resp[1:0]	O	Write response
axil4_mon_cfg_ar_valid	I	Read address valid
axil4_mon_cfg_ar_ready	O	Read address ready
axil4_mon_cfg_ar_addr[31:0]	I	Read address

Signal	Ю	Description
axil4_mon_cfg_ar_prot[2:0]	I	Protection attributes
axil4_mon_cfg_r_valid	O	Read data valid
axil4_mon_cfg_r_ready	I	Read data ready
axil4_mon_cfg_r_data[31:0]	O	Read data
<pre>axil4_mon_cfg_r_resp[1:0]</pre>	O	Read response

## Key Interface Changes from v2.1 to v3.0

### **REMOVED - Custom Network Protocol:**

- network\_\*\_pkt\_valid/ready Replaced by standard axis\_\*\_tvalid/tready
- network\_\*\_pkt\_data[511:0] Replaced by axis\_\*\_tdata[511:0]
- network\_\*\_pkt\_type[1:0] Moved to axis\_\*\_tuser[7:0]
- network\_\*\_pkt\_addr[7:0] Removed (no addressing in streaming)
- network\_\*\_pkt\_addr\_par Removed (parity optional via TUSER if needed)
- network\_\*\_pkt\_eos Replaced by axis\_\*\_tlast
- network\_\*\_pkt\_par Removed (parity optional via TUSER if needed)
- ALL ACK signals Removed completely (no credit/ACK on streaming)
  - network\_\*\_ack\_valid/ready
  - network\_\*\_ack\_ack[1:0]
  - network\_\*\_ack\_addr[7:0]
  - network\_\*\_ack\_addr\_par
  - network\_\*\_ack\_par
- Embedded chunk\_enables format Replaced by standard axis\_\*\_tstrb[63:0]

### ADDED - Standard AXIS4 Protocol:

- axis\_src\_tx\_tdata[511:0] Source TX data stream
- axis\_src\_tx\_tstrb[63:0] Byte-level write enables (64 bytes for 512-bit bus)
- axis\_src\_tx\_tlast Packet boundary marker
- axis\_src\_tx\_tvalid/tready Standard handshake protocol
- axis\_src\_tx\_tuser[15:0] Optional metadata sideband
- axis\_snk\_rx\_tdata[511:0] Sink RX data stream
- axis\_snk\_rx\_tstrb[63:0] Byte-level write enables
- axis\_snk\_rx\_tlast Packet boundary marker
- axis\_snk\_rx\_tvalid/tready Standard handshake protocol
- axis\_snk\_rx\_tuser[15:0] Optional metadata sideband

## Migration Benefits:

1. **Industry Standard**: AXIS4 is widely supported, well-documented standard protocol

- 2. Simplified Flow Control: Standard tvalid/tready backpressure, no custom ACK channels
- 3. Cleaner Byte Qualification: Standard tstrb replaces embedded chunk enables
- 4. Packet Framing: Standard tlast replaces custom EOS markers
- 5. **Reduced Complexity**: Eliminated custom packet types, addresses, parity, ACK logic
- 6. **Tool Support**: Better IP integration, simulation, and verification tool support
- 7. **No Interface Credits**: Simplified interface credits remain only in scheduler (internal)

### **AXIS4** vs Custom Network Protocol Mapping:

Custom Network v2.1	AXIS4 v3.0	Notes
network_*_pkt_data[511:0]	axis_*_tdata[511:0]	Direct data payload
<pre>network_*_pkt_chunk_enables[15:0] (embedded)</pre>	axis_*_tstrb[63:0]	Byte-level granularity
network_*_pkt_eos	axis_*_tlast	Standard packet boundary
network_*_pkt_valid/ready	axis_*_tvalid/tready	Standard handshake
network_*_pkt_type[1:0]	axis_*_tuser[7:0]	Metadata in sideband
network_*_pkt_addr[7:0]	REMOVED	No addressing in streaming
network_*_pkt_par	REMOVED	Optional via TUSER if needed
network_*_ack_* (all)	REMOVED	No ACK/credit on interface

### **Interface Summary**

### **Total AXI Interfaces:**

- Source: 3 AXI4 Masters (data read, ctrl write, desc read) + 1 AXI4-Lite Slave (config)
- **Sink:** 3 AXI4 Masters (data write, ctrl write, desc read) + 1 AXI4-Lite Slave (config)

• Monitor: 1 AXI4-Lite Master (write) + 2 AXI4-Lite Slaves (error read, config)

### Total AXIS Interfaces (NEW v3.0):

- Source: 1 AXIS4 Master (TX streaming)
- Sink: 1 AXIS4 Slave (RX streaming)

## **Key Features:**

- Standard AXIS4 Protocol for high-bandwidth streaming
- Comprehensive AXI4-Lite Configuration for all subsystems
- Monitor Bus Aggregation with configurable filtering
- Error/Interrupt Handling via dedicated AXI4-Lite interface
- Proper Clock/Reset with core\_clk and core\_rstn
- Simplified Flow Control No custom ACK or credit mechanisms on streaming interfaces
- Industry-Standard Interfaces Better tool support and IP reuse

### **AXIS Data Path Integration**

### Source Data Path (Memory -> AXIS TX):

AXI4 Read Master (512-bit)

↓ Read data from system memory

Source SRAM Control

↓ Buffer management

AXIS Master (rtl/amba/axis/axis\_master.sv)

↓ axis\_src\_tx\_\* signals

External AXIS Receiver

Key Points: - SRAM control writes to axis\_master FUB interface (fub\_axis\_tdata/tstrb/tlast/tvalid) - AXIS master outputs external m\_axis\_\* signals - Backpressure: axis\_src\_tx\_tready=0 -> SRAM control stalls - Packet framing: SRAM sets tlast on final beat

### Sink Data Path (AXIS RX -> Memory):

External AXIS Transmitter

↓ axis\_snk\_rx\_\* signals

AXIS Slave (rtl/amba/axis/axis\_slave.sv)

↓ Internal FUB interface

Sink SRAM Control

↓ Buffer management

AXI4 Write Master (512-bit)

↓ Write to system memory

Key Points: - AXIS slave receives external s\_axis\_\* signals - Outputs to SRAM via FUB interface (fub\_axis\_tdata/tstrb/tlast/tvalid) - Backpressure: SRAM full -> axis\_snk\_rx\_tready=0 -> upstream stalls - Packet framing: tlast=1 triggers SRAM to finalize packet

See: See: - ch03\_interfaces/04\_axis4\_interface\_spec.md - Complete AXIS4 specification - rtl/amba/axis/axis\_master.sv - AXIS master RTL - rtl/amba/axis/axis\_slave.sv - AXIS slave RTL

#### **Bus Definitions**

## **AXI4-Lite Interface Specification and Assumptions**

#### Overview

This document defines the formal specification and assumptions for an AXI4-Lite interface implementation. AXI4-Lite is a subset of AXI4 optimized for simple, lightweight control register interfaces with inherent protocol simplifications.

### **Interface Summary**

#### Number of Interfaces

- 2 Master Read Interface: Single read channel for Monitor Packets (one for each Source and Sink)
- 2 Master Write Interface: Single write channel for Monitor Packets plus a timestamp (one for each Source and Sink)

### **Interface Parameters**

Parameter	Description	Valid Values	Default
<del>-</del>	AXI data bus width in bits	32, 64	32, 64
ADDR_WIDTH	AXI address bus width in bits	32, 64	37
STRB_WIDTH	Write strobe width	DATA_WIDTH/8	8

### **Core Protocol Assumptions**

**Inherent AXI4-Lite Simplifications** AXI4-Lite protocol inherently provides the following constraints:

Constraint	Description
Single Transfers Only No Transaction IDs Fixed Transfer Size No User Signals	No burst transactions supported All transactions are in-order Always uses full data bus width Simplified interface without user-defined extensions

# Implementation Assumptions

## Assumption 1: Address Alignment to Data Bus Width

Aspect	Requirement
Alignment Rule	All AXI4-Lite transactions aligned to data bus width
32-bit bus alignment	Address[1:0] must be 2'b00 (4-byte aligned)
64-bit bus alignment	Address[2:0] must be 3'b000 (8-byte aligned)
Rationale	Maximizes bus efficiency and eliminates
	unaligned access complexity
Benefit	Simplifies address decode and data steering
	logic

## Assumption 2: Fixed Transfer Size

Aspect	Requirement
Transfer Size Rule	All transfers use maximum size equal to bus width
32-bit bus 64-bit bus Rationale	AxSIZE = 3'b010 (4 bytes) AxSIZE = 3'b011 (8 bytes) Maximizes bus utilization and simplifies control logic
Benefit	No size decode logic required

## Assumption 3: No Address Wraparound

Aspect	Requirement
Wraparound Rule	Transactions never wrap around top of address
Rationale	space Control register accesses never require wraparound behavior
Benefit	Simplified address boundary checking

## Assumption 4: Standard Protection Attributes

Access Type	AxPROT Value	Description
Normal Access	3'b000	Data, secure,
		unprivileged
Privileged Access	3'b001	Data, secure, privileged

Access Type	AxPROT Value	Description
Rationale		Covers the majority of control register access patterns

# Master Read Interface Specification Read Address Channel (AR)

Signal	Width	Direction	Required Values	Description
ar_addr	ADDR_WII	OTHMaster- >Slave	8-byte aligned	Read address
ar_prot	3	Master->Slave	Implementation specific	Protection attributes
ar_valid	1	Master->Slave	0 or 1	Address valid
ar_ready	1	Slave- >Master	0 or 1	Address ready

# Read Data Channel (R)

Signal	Width	Direction	Description
r_data	64	Slave->Master	Read data
r_resp	2	Slave->Master	Read response
$r_{valid}$	1	Slave->Master	Read data valid
r_ready	1	Master->Slave	Read data ready

# AXI4-Lite Simplifications (Read)

Removed Signal	AXI4 Usage	AXI4-Lite Reason
ar_id	Transaction ID	Single transfers, no transaction IDs
ar_len	Burst length	Single transfers only
$ar\_size$	Transfer size	Fixed to bus width
ar_burst	Burst type	Single transfers only
ar_lock	Lock type	Simplified access model
$ar\_cache$	Cache attributes	Simplified memory model
ar_qos	Quality of Service	Simplified priority model
ar_region	Region identifier	Simplified address space
ar_user	User-defined	Simplified interface
$r\_id$	Transaction ID	No transaction IDs needed

Removed Signal	AXI4 Usage	AXI4-Lite Reason
r_last	Last transfer	Single transfers only
$r\_user$	User-defined	Simplified interface

## Master Write Interface Specification

## Write Address Channel (AW)

Signal	Width	Direction	Required Values	Description
aw_addr	ADDR_WII	OTHMaster- >Slave	8-byte aligned	Write address
aw_prot	3	Master->Slave	Implementation specific	Protection attributes
aw_valid	1	Master->Slave	0 or 1	Address valid
aw_ready	1	Slave->Master	0 or 1	Address ready

# Write Data Channel (W)

Signal	Width	Direction	Description
w_data	32	Master->Slave	Write data
w_strb	4	Master->Slave	Write strobes (byte enables)
w_valid	1	Master->Slave	Write data valid
$w_{ready}$	1	Slave->Master	Write data ready

# Write Response Channel (B)

Signal	Width	Direction	Description
b_resp	2	Slave->Master	Write response
b_valid	1	Slave->Master	Response valid
b_ready	1	Master->Slave	Response ready

# AXI4-Lite Simplifications (Write)

Removed Signal	AXI4 Usage	AXI4-Lite Reason
aw_id	Transaction ID	Single transfers, no transaction IDs
$aw\_len$	Burst length	Single transfers only
$aw\_size$	Transfer size	Fixed to bus width

Removed Signal	AXI4 Usage	AXI4-Lite Reason
aw_burst	Burst type	Single transfers only
aw_lock	Lock type	Simplified access model
$aw\_cache$	Cache attributes	Simplified memory model
aw_qos	Quality of Service	Simplified priority model
$aw\_region$	Region identifier	Simplified address space
aw_user	User-defined	Simplified interface
$w\_last$	Last transfer	Single transfers only
$w\_user$	User-defined	Simplified interface
$b\_id$	Transaction ID	No transaction IDs needed
$b\_user$	User-defined	Simplified interface

# Address Requirements

# Address Alignment Rules

Alignment Type	Formula	Description
Valid Address	$ \begin{array}{l} \text{(Address \% 4)} \\ == 0 \end{array} $	Must be 8-byte aligned
Mandatory Alignment	Address[2:0] must be 3'b000	Per Assumption 1

# Address Validation Examples

Address Category	Examples	Status
Valid (84byte aligned)	0x1000, 0x1004,	Accepted
Invalid (unaligned)	0x1008, 0x100C 0x1001, 0x1002, 0x1003	DECERR response

## Response Codes

# Response Code Specification

Value	Name	Description	Usage in Control Registers
2'b00	OKAY	Normal access	Successful register access
2'b01	EXOKAY	success Exclusive access	Not used in AXI4-Lite
2'b10	SLVERR	success Slave error	Invalid register access

Value	Name	Description	Usage in Control Registers
2'b11	DECERR	Decode error	Address decode failure or misalignment

## Response Usage Guidelines

Response Type	Usage	Description
OKAY	Normal completion	Successful register access
EXOKAY	Not applicable	AXI4-Lite doesn't support exclusive accesses
SLVERR	Register error	Invalid register operation
DECERR	Address error	Misalignment or decode failure per Assumption 1

# Protection Signal Usage

# **Protection Signal Encoding**

Bit	Name	Description	Recommended Usage
[0]	Privileged	0=Normal, 1=Privileged	Set based on processor mode
[1]	Non- secure	0=Secure, 1=Non-secure	Set based on security domain
[2]	Instruction	0=Data, 1=Instruction	Always 0 for control registers

## Common Protection Patterns

Pattern	AxPROT Value	Description
Normal Data Access	3'b000	Standard register access
Privileged Data Access	3'b001	Privileged register access
Debug Access	3'b010	Debug register access
Privileged Debug	3'b011	Privileged debug access

## Implementation Benefits

Simplified Control Register Interface

Benefit Area	Simplification	Impact
Address Decode	Simple 8-byte aligned address	Reduced decode
	comparison	logic
Transaction Handling	No burst or ID tracking	Simplified state
	required	machines
Flow Control	Straightforward valid-ready	Reduced
	handshakes	complexity
Response Generation	Simple	Minimal response
	OKAY/SLVERR/DECERR responses	logic
Size Handling	Fixed 64-bit transfers only	No size decode needed

# Address Decode Implementation

Implementation Aspect	Method	Benefit
4-byte Alignment Check	addr[1:0] == 2b00	Simple bit masking
Address Range Check	addr >= base && addr <= limit	Simple comparisons
Combined Check	alignment_ok && range_ok	Single decode decision

# Error Generation Logic

Error Condition	Check	Response
Address Misalignment Address Out of Range	addr[1:0] != 2'b00 !addr_in_range(addr)	Generate DECERR Generate DECERR
Register Error Normal Access	register_error_condition All checks pass	Generate SLVERR Generate OKAY

# Timing Requirements

## Handshake Protocol

occurs when Standard AXI LID and handshake

Protocol Rule	Requirement	Description
Valid Independence	VALID can be asserted independently of READY	Master controls valid
Ready Dependency	READY can depend on VALID state	Slave controls ready
Signal Stability	Once VALID asserted, all signals stable until READY	Data integrity

## Channel Dependencies

Dependency	Requirement	Description
Write Channels	AW and W channels are independent	Can be presented in any order
Write Response	B channel waits for both AW and W completion	Response dependency
Read Channels	R channel waits for AR channel completion	Response dependency
Transaction	Multiple outstanding	Inherent AXI4-Lite
Ordering	transactions not supported	limitation

### Reset Behavior

Reset Phase	Requirement	Description
Active Reset	aresetn is active-low reset signal	Standard AXI reset
Reset Requirements	All VALID signals deasserted during reset	Clean reset state
Reset Recovery	All VALID signals low after reset deassertion	Proper startup

# Validation Requirements

### Functional Validation

Validation Area	Requirements
Address Alignment	Verify all accesses are 8-byte aligned per Assumption 1

Validation Area	Requirements
Fixed Size	Verify all transfers are full 64-bit width per Assumption 2
Response Correctness	Verify appropriate response codes (DECERR for misaligned access)
Handshake Compliance	Verify all valid-ready handshakes
Register Behavior	Verify read/write register
_	functionality
No Wraparound	Verify no address wraparound scenarios per Assumption 3

# Timing Validation

Validation Area	Requirements
Setup/Hold	Verify signal timing requirements
Reset Behavior	Verify proper reset sequence
Back-pressure	Verify ready signal behavior under load

# Error Injection Testing

Test Type	Injection Method	Expected Response
Misaligned	Inject addresses with	DECERR response
Address	addr[2:0] != 0	
Out of Range	Inject addresses outside	DECERR response
	valid range	
Register	Inject register-specific	SLVERR response
Errors	errors	

# **Example Transactions**

# 64-bit Register Write

Parameter	Value	Description
Bus Width Target Address	64 bits (8 bytes) 0x1000 (8-byte aligned)	Data bus configuration Valid aligned address
Write Data Required Settings	0xDEADBEEFCAFEBAB#ata value aw_addr=0x1000, Transaction configuration aw_prot=3'b000, w_data=0xDEADBEEFCAFEBABE, w_strb=8'b11111111	

### **AW** Transaction Flow

Step	Action	Signal States
1	Assert aw_valid with address	aw_valid=1, aw_addr=0x1000
2	Assert w_valid with data	w_valid=1, w_data=0xDEADBEEFCAFEBABE
3	Wait for handshakes	aw_ready=1, w_ready=1
4	Wait for response	b_valid=1, b_resp=OKAY
5	Complete transaction	b_ready=1

## 64-bit Register Read

Parameter	Value	Description
Bus Width Target Address	64 bits (8 bytes) 0x1008 (8-byte aligned)	Data bus configuration Valid aligned address
Required Settings	9 /	Transaction configuration

### **AR** Transaction Flow

Step	Action	Signal States
1	Assert ar_valid with address	ar_valid=1, ar_addr=0x1008
2	Wait for address handshake	$ar\_ready=1$
3	Wait for data response	$r_valid=1, r_resp=OKAY$
4	Complete transaction	$r_{r}=1$
5	Capture data	r_data (64 bits)

# Misaligned Address Example

Parameter	Value	Description
Bus Width Target Address	64 bits (8 bytes) 0x1004 (misaligned)	Data bus configuration Invalid address

Parameter	Value	Description
Expected Behavior	Address decode detects misalignment -> DECERR response -> No register access	Error handling

#### Common Use Cases

### Typical Applications

Application	Description	
Control/Status Registers	64-bit device configuration and monitoring	
Memory-Mapped Peripherals	Simple register-based devices	
Debug Interfaces	Debug and trace control registers	
Configuration Space	PCIe configuration space access	
Performance Counters	64-bit performance monitoring registers	

### **Performance Considerations**

Consideration	Impact	Description
Latency	Single-cycle responses preferred	Simple registers
Throughput	Limited by single outstanding transaction	AXI4-Lite constraint
Efficiency	64-bit transfers maximize data efficiency	Modern system optimization

# **AXI4** Interface Specification and Assumptions

### Overview

This document defines the formal specification and assumptions for an AXI4 interface implementation that supports two distinct transfer modes to optimize for different interface types while ensuring robust, predictable operation.

### Interface Summary

#### Number of Interfaces

- 5 Master Read Interfaces: Descriptor sink, descriptor source, data source, flag sink, and flag source
- 3 Master Write Interfaces: Data sink, control sink, and control source

### Interface Parameters

Parameter	Description	Valid Values	Default
DATA_WIDTH	AXI data bus width in bits	32, 64, 128, 256, 512, 1024	32
ADDR_WIDTH	AXI address bus width in bits	32, 64	37
ID_WIDTH	AXI ID tag width in bits	1-16	8
USER_WIDTH	AXI user signal width in bits (optional)	0-16	1

## Interface Types and Transfer Modes

Interface Group	Channels	Transfer S Mode	Address Alignment	Monitor	DCG	Notes
AXI4 Master Read- Split	AR, R	Flexible	4-byte	Yes	Yes	Data in- ter- faces with chunk en- ables
AXI4 Master Write- Split	AW, W, B	Flexible	4-byte	Yes	Yes	Data in- ter- faces with chunk en- ables

Interface Group	Channel	Transfer ls Mode	Address Alignment	Monitor	DCG	Notes
AXI4 Master Read	AR, R	Simplified	Bus-width	No	Yes	Control in- ter- faces, fully aligned
AXI4 Master Write	AW, W, B	Simplified	Bus-width	Yes	Yes	Control in- ter- faces, fully aligned

# Interface Group Parameter Settings

Interface Group	Data Width	Address Width	ID Width	User Width	Transfer Mode
AXI4	512 bits	37 bits	8 bits	1 bit	Flexible
Master					
Read-Split					
AXI4	512 bits	37 bits	8 bits	1 bit	Flexible
Master					
Write-Split	20 1:4-	27 1:4-	0 1:4-	1 1.:4	C:1:C - J
AXI4 Master Read	32 bits	37 bits	8 bits	1 bit	Simplified
AXI4	32 bits	37 bits	8 bits	1 bit	Simplified
Master	52 D165	01 0165	O DIUS	1 1010	Simplified
Write					

# Interface Configuration Summary

Interface Type	Interface Group	Transfer Mode	Alignment	Notes
Descriptor Sink	AXI4 Master Read	Simplified	32-bit aligned	Control inter-
Descriptor Source	AXI4 Master Read	Simplified	32-bit aligned	Control interface

Interface Type	Interface Group	Transfer Mode	Alignment	Notes
Data Source	AXI4 Master Read-Split	Flexible	4-byte aligned	High- bandwidth data
Data Sink	AXI4 Master Write-Split	Flexible	4-byte aligned	High- bandwidth data
Program Sink	AXI4 Master Write	Simplified	32-bit aligned	Control interface
Program Source	AXI4 Master Write	Simplified	32-bit aligned	Control inter-face
Flag Sink	AXI4 Master Read	Simplified	32-bit aligned	Control interface
Flag Source	AXI4 Master Read	Simplified	32-bit aligned	Control interface

### Transfer Mode Specifications

This specification defines two distinct transfer modes to optimize different interface types:

Mode 1: Simplified Transfer Mode (Control Interfaces) Used for control interfaces (descriptors, programs, flags) that prioritize simplicity and predictable timing.

### Simplified Mode Assumptions

Aspect	Requirement
Address Alignment Transfer Size	All addresses aligned to full data bus width All transfers use maximum size equal to bus width
Burst Type Transfer Complexity	Incrementing bursts only (AxBURST = $2$ 'b01) Maximum simplicity for predictable operation

Mode 2: Flexible Transfer Mode (Data Interfaces) Used for high-bandwidth data interfaces that need to handle arbitrary address alignment while maintaining efficiency.

## Flexible Mode Assumptions

Aspect	Requirement
Address Alignment Transfer Sizes Burst Type Alignment Strategy	4-byte aligned addresses (minimum alignment) Multiple sizes supported: 4, 8, 16, 32, 64 bytes Incrementing bursts only (AxBURST = 2'b01) Progressive alignment to optimize bus utilization

Mode 1: Simplified Transfer Mode Specification

## Assumption 1: Address Alignment to Data Bus Width

Aspect	Requirement
Alignment Rule	All AXI transactions aligned to data bus width
32-bit bus (4 bytes)	Address[1:0] must be 2'b00
64-bit bus (8 bytes)	Address[2:0] must be 3'b000
128-bit bus (16 bytes)	Address[3:0] must be 4'b0000
256-bit bus (32 bytes)	Address[4:0] must be 5'b00000
512-bit bus (64 bytes)	Address[5:0] must be 6'b000000
1024-bit bus (128 bytes)	Address[6:0] must be 7'b0000000
Rationale	Maximizes bus efficiency and eliminates
	unaligned access complexity

# Assumption 2: Fixed Transfer Size

Aspect	Requirement
Transfer Size Rule	All transfers use maximum size equal to bus width
32-bit bus	AxSIZE = 3'b010 (4 bytes)
64-bit bus	AxSIZE = 3'b011 (8 bytes)
128-bit bus	AxSIZE = 3'b100 (16 bytes)
256-bit bus	AxSIZE = 3'b101 (32 bytes)
512-bit bus	AxSIZE = 3'b110 (64 bytes)
1024-bit bus	AxSIZE = 3'b111 (128 bytes)
Rationale	Maximizes bus utilization and simplifies address
	alignment

Mode 2: Flexible Transfer Mode Specification

# Assumption 1: 4-Byte Address Alignment

Aspect	Requirement
Alignment Rule	All AXI transactions aligned to 4-byte boundaries
Address Constraint Rationale	Address[1:0] must be 2'b00 Balances flexibility with AXI protocol
Benefit	requirements Supports arbitrary data placement while
20	maintaining AXI compliance

# Assumption 2: Multiple Transfer Sizes

Transfer Size	AxSIZE Value	Use Case
4 bytes	3'b010	Initial alignment, small transfers
8 bytes	3'b011	Progressive alignment
16 bytes	3'b100	Progressive alignment
32 bytes	3'b101	Progressive alignment
64 bytes	3'b110	Optimal full-width transfers
128 bytes	3'b111	Maximum efficiency (1024-bit bus)

### Assumption 3: Progressive Alignment Strategy

Aspect	Requirement
Alignment Goal	Align to 64-byte boundaries for optimal bus utilization
Alignment Sequence	Use progressive sizes: $4 -> 8 -> 16 -> 32 -> 64$ bytes
Optimization	Choose largest possible transfer size at each step
Example	Address $0x1004$ : 4-byte transfer -> aligned to $0x1008$ , then larger transfers

# Assumption 4: Chunk Enable Support

Aspect	Requirement
Chunk Granularity Write Strobes	16 chunks of 32-bits each (512-bit bus) Generated from chunk enables for precise byte control

Aspect	Requirement
Alignment Transfers	Chunk patterns optimized for alignment
Benefits	sequences Precise data validity, optimal memory utilization

## Common Protocol Assumptions (Both Modes)

### Assumption 1: Incrementing Bursts Only

Aspect	Requirement
Burst Type	All AXI bursts use incrementing address mode (AxBURST = 2'b01)
Excluded Types	No FIXED (2'b00) or WRAP (2'b10) bursts supported
Rationale	Simplifies address generation logic and covers most use cases
Benefit	Eliminates wrap boundary calculations and fixed address handling

### Assumption 2: No Address Wraparound

Transactions never wrap around top of address
space
No 0xFFFFFFFF -> 0x00000000 transitions
Real systems never allow this due to memory
layout
Dramatically simplified boundary crossing
detection logic

Flexible Mode: Address Calculation Examples

Progressive Alignment Examples Example 1: Address 0x1004 -> 0x1040 (64-byte boundary)

Step	Address	Size	AxSIZE	Length	Bytes Transferred	Notes
1	0x1004	4 bytes	3'b010	1 beat	4	Initial align- ment
2	0x1008	8 bytes	3'b011	1 beat	8	Progressi align- ment
3	0x1010	16 bytes	3'b100	1 beat	16	Progressi align- ment
4	0x1020	32 bytes	3'b101	1 beat	32	Progressi align- ment
5	0x1040	64 bytes	3'b110	N beats	64xN	Optima trans- fers

# Example 2: Address $0x1010 \rightarrow 0x1040$ (64-byte boundary)

Step	Address	Size	AxSIZE	Length	Bytes Transferred	Notes
1	0x1010	16 bytes	3'b100	1 beat	16	Optimal initial
2	0x1020	32 bytes	3'b101	1 beat	32	size Progressive align-
3	0x1040	64 bytes	3'b110	N beats	64xN	ment Optimal trans- fers

# Chunk Enable Pattern Examples 512-bit Bus with 16x32-bit chunks

Transfer Size	Address Offset	Chunk Pattern	Description
4 bytes	0x04	16'h0002	Chunk 1 only
8 bytes	0x08	$16^{\circ}h000C$	Chunks 2-3
16 bytes	0x10	16'h00F0	Chunks 4-7
32 bytes	0x20	16'hFF00	Chunks $8-15$
64 bytes	0x00	16'hFFFF	All chunks

# Master Read Interface Specification Read Address Channel (AR)

			Simplified	Flexible	
Signal	$\operatorname{Width}$	Direction	Mode	Mode	Description
ar_addr	ADDR_W	ID <b>VH</b> aster-	Bus-width	4-byte	Read
		>Slave	aligned	aligned	address
ar_len	8	Master-	0-255	0-255	Burst
		>Slave			length - 1
ar_size	3	Master-	Fixed per bus	Variable:	Transfer
		>Slave		<b>4-64</b> bytes	size
ar_burs	t 2	Master-	2'b01 (INCR	2'b01	Burst type
		>Slave	only)	(INCR	
				only)	
ar_id	ID_WID	THMaster-	Any	Any	Transaction
		>Slave			ID
ar_lock	1	Master-	1'b0	1'b0	Lock type
		>Slave			(normal)
ar_cach	e 4	Master-	Implementation	4'b0011	Cache
		>Slave	specific		attributes
ar_prot	3	Master-	Implementation	3'b000	Protection
		>Slave	specific		attributes
ar_qos	4	Master-	4'b0000	4'b0000	Quality of
		>Slave			Service
ar_regi	on4	Master-	4'b0000	4'b0000	Region
		>Slave			identifier
ar_user	USER_W	ID <b>VL</b> aster-	Optional	Optional	User-
		>Slave			defined
ar_vali	<b>d</b> 1	Master-	0 or 1	0 or 1	Address
		>Slave			valid
ar_read	y 1	Slave-	0 or 1	0 or 1	Address
		>Master			ready

# Read Data Channel (R)

Signal	Width	Direction	Description
r_data	DATA_WIDTH	Slave->Master	Read data
r_id	ID_WIDTH	Slave->Master	Transaction ID
r_resp	2	Slave->Master	Read response
$r_last$	1	Slave->Master	Last transfer in burst
r_user	USER_WIDTH	Slave->Master	User-defined (optional)
r_valid	1	Slave->Master	Read data valid
$r\_ready$	1	Master->Slave	Read data ready

# Master Write Interface Specification Write Address Channel (AW)

			Simplified	Flexible	
Signal	Width	Direction	Mode	Mode	Description
aw_addr	ADDR_W	ID <b>VH</b> aster-	Bus-width	4-byte	Write
		>Slave	aligned	aligned	address
aw_len	8	Master-	0-255	0-255	Burst
		>Slave			length - 1
aw_size	3	Master-	Fixed per bus	Variable:	Transfer
		>Slave		<b>4-64</b> bytes	size
aw_burs	t 2	Master-	2'b01 (INCR	2'b01	Burst type
		>Slave	only)	(INCR	
				$\mathbf{only})$	
aw_id	ID_WID	ΓHMaster-	Any	Any	Transaction
		>Slave			ID
aw_lock	1	Master-	1'b0	1'b0	Lock type
		>Slave			(normal)
aw_cach	e 4	Master-	Implementation	4'b0011	Cache
		>Slave	specific		attributes
aw_prot	3	Master-	Implementation	3'b000	Protection
		>Slave	specific		attributes
aw_qos	4	Master-	4'b0000	4'b0000	Quality of
		>Slave			Service
aw_regi	on 4	Master-	4'b0000	4'b0000	Region
		>Slave			identifier
aw_user	USER_W	ID <b>VH</b> aster-	Optional	Optional	User-
		>Slave			defined
aw_vali	<b>d</b> 1	Master-	0 or 1	0 or 1	Address
		>Slave			valid
aw_read	y 1	Slave-	0 or 1	0 or 1	Address
		>Master			ready

# Write Data Channel (W)

			Simplified	Flexible	
Signal	Width	Direction	Mode	Mode	Description
w_data	DATA_W	ID <b>WL</b> aster- >Slave	Write data	Write data	Write data
w_strb	DATA_W	D <b>VI4√8</b> er-	All 1's	From chunk	Write
		>Slave		${f enables}$	strobes

Signal	Width	Direction	Simplified Mode	Flexible Mode	Description
w_last	1	Master->Slave	Last transfer	Last transfer	Last transfer in burst
w_user	USER_W	ID <b>VH</b> aster- >Slave	Optional	Optional	User- defined
w_valid	1	Master->Slave	0 or 1	0 or 1	Write data valid
w_ready	1	Slave- >Master	0 or 1	0 or 1	Write data ready

# Write Response Channel (B)

Signal	Width	Direction	Description
b_id	ID_WIDTH	Slave->Master	Transaction ID
b_resp	2	Slave->Master	Write response
b_user	USER_WIDTH	Slave->Master	User-defined (optional)
b_valid	1	Slave->Master	Response valid
b_ready	1	Master->Slave	Response ready

### **Address Calculation Rules**

# Simplified Mode Address Generation

Parameter	Formula	Description
First Address	Must be bus-width aligned	Starting address
Address N	First_Address + (N x Bus_Width_Bytes)	Address for beat N
Alignment Check	(Address % Bus_Width_Bytes) == 0	Must always be true

### Flexible Mode Address Generation

Parameter	Formula	Description
First Address	Must be 4-byte aligned	Starting address
Address N	First_Address + (N x Transfer Size)	Address for beat N
Alignment Check	(Address % 4) == 0	Must always be true
Progressive	Choose largest size	Optimization strategy
Alignment	<=	
	bytes_to_boundary	

### 4KB Boundary Considerations (Both Modes)

Validation Rule	Formula	Description
4KB Boundary	Bursts cannot cross 4KB (0x1000) boundaries	AXI specification
Max Burst Calculation	Max_Beats = (4KB - (Start_Address % 4KB)) / Transfer Size	Burst limit
Boundary Check	Verify no 4KB crossings in burst	Mandatory validation

### Write Strobe Generation

### Simplified Mode Strobe Generation

Bus Width	Strobe Pattern	Description
32-bit	4'b1111	All bytes valid
512-bit	64'hFFFFFFFFFFFFFFFF	All bytes valid

# Flexible Mode Strobe Generation From Chunk Enables (512-bit bus example):

```
// Convert 16x32-bit chunk enables to 64x8-bit write strobes
for (int chunk = 0; chunk < 16; chunk++) begin
    if (chunk_enable[chunk]) begin
        w_strb[chunk*4 +: 4] = 4'hF; // 4 bytes per chunk</pre>
```

 $\begin{array}{c} \text{end} \\ \\ \text{end} \\ \\ \text{Alignment Transfer Examples:} \end{array}$ 

Transfer Size	Chunk Pattern	Strobe Pattern	Description
4 bytes	16'h0001	64'h00000000000000F	First 4 bytes
16 bytes	16'h000F	64'h000000000000FF	First 16 bytes
32 bytes	16'h00FF	64'h0000000000FFFFF	First 32 bytes
64 bytes	16'hFFFF	64'hFFFFFFFFFFFFFFF	All 64 bytes

# Response Codes

# Response Code Specification

Value	Name Description	Simplified Mode Usage	Flexible Mode Usage
2'b00	OKAY Normal access success	Bus-width aligned access	4-byte aligned access
2'b01	EXOKAYExclusive access success	Bus-width aligned exclusive	4-byte aligned exclusive
2'b10 2'b11	SLVERRSlave error DECERIDecode error	Slave-specific error Bus-width misalignment	Slave-specific error 4-byte misalignment

# Implementation Benefits

# Simplified Mode Benefits

Benefit Area	Simplification	Impact
Address Generation	Simple increment by bus width	Minimal logic complexity
Size Checking	No dynamic size validation	No validation logic needed
Strobe Generation	All strobes always high	Trivial implementation
Timing	Predictable single-size transfers	Optimal timing closure

### Flexible Mode Benefits

Benefit Area	Capability	Impact
Data Placement	Arbitrary 4-byte aligned placement	Maximum flexibility
Bus Utilization	Progressive alignment optimization	High efficiency achieved
Chunk Control	Precise byte-level validity	Optimal memory
Alignment Strategy	Automatic alignment to boundaries	Performance optimization

## Mode Selection Guidelines

Interface Type	Recommended Mode	Rationale
High-bandwidth data	Flexible	Maximize
		throughput,
		handle arbitrary
		$\operatorname{alignment}$
Control/status	Simplified	Predictable
		timing, minimal
		complexity
Descriptors	Simplified	Fixed-size
		structures, simple
		implementation
Programs	${f Simplified}$	Single-word
		writes, minimal
		overhead
Flags	${f Simplified}$	Fixed-size status,
		predictable
		behavior

# Validation Requirements

# Simplified Mode Validation

Validation Area	Requirements
Address Alignment	Verify all addresses aligned to full
	bus width
Fixed Size	Verify AxSIZE always matches
	DATA_WIDTH

Validation Area	Requirements
Full Strobes	Verify w_strb is always all 1's
Burst Type	Verify AxBURST is always 2'b01

### Flexible Mode Validation

Validation Area	Requirements	
Address Alignment	Verify all addresses are 4-byte	
	aligned	
Size Validation	Verify AxSIZE matches actual	
	transfer size	
Chunk Consistency	Verify chunk enables match	
	transfer size	
Strobe Generation	Verify strobes generated correctly	
	from chunks	
Progressive Alignment	Verify alignment strategy	
	optimization	
Boundary Checking	Verify no 4KB boundary crossings	

# Common Validation

Validation Area	Requirements
No Wraparound	Verify addresses never wrap around
Incrementing Only	Verify AxBURST is always 2'b01
Response Handling	Verify proper response generation
Error Conditions	Verify alignment violation responses

### Performance Characteristics

# Simplified Mode Performance

Metric	Typical Value	Description
Latency	3 cycles	Address + Data + Response
Throughput	1 transfer per clock	Sustained rate
Efficiency	100%	Perfect bus utilization
Complexity	Minimal	Simple implementation

#### Flexible Mode Performance

Metric	Alignment Phase	Optimized Phase	Description
Latency	3-15 cycles	3 cycles	Variable based on alignment
Throughpu	<b>ıt</b> Variable	1 transfer per clock	Depends on alignment pattern
Efficiency	25-100%	100%	Improves with alignment
Complexity	<b>y</b> Moderate	Minimal	Progressive optimization

Performance Optimization Strategy Flexible Mode Alignment Strategy: 1. Initial Phase: Use largest possible transfer size for current alignment

- 2. Progressive Phase: Incrementally align to larger boundaries
- 3. **Optimized Phase**: Use full bus-width transfers once aligned 4. **Result**: Achieve maximum efficiency while handling arbitrary starting addresses

This dual-mode approach provides the best of both worlds: simplified, predictable operation for control interfaces and flexible, high-performance operation for data interfaces. ## AXI4-Stream (AXIS4) Interface Specification and Assumptions

#### Overview

This document defines the formal specification and assumptions for AXI4-Stream (AXIS4) interface implementations used in the RAPIDS system. AXIS4 provides high-bandwidth, unidirectional streaming data transfer with built-in flow control and packet framing capabilities.

#### **Interface Summary**

#### **Number of Interfaces**

- 2 Master (Transmit) Interfaces: Source data path and network master output
- 2 Slave (Receive) Interfaces: Sink data path and network slave input

#### **Interface Parameters**

Parameter	Description	Valid Values	Default
TDATA_WIDTH	Stream data bus	32, 64, 128, 256, 512,	512
	width in bits	1024	
TID_WIDTH	Stream ID width in	0-8	0
	bits (optional)		

Parameter	Description	Valid Values	Default
TDEST_WIDTH	Stream destination width in bits (optional)	0-8	0
TUSER_WIDTH	User-defined sideband width in bits (optional)	0-128	0
TKEEP_ENABLE	Enable TKEÉP byte qualifier signals	0, 1	1
TSTRB_ENABLE	Enable TSTRB byte strobe signals	0, 1	0

# Interface Configuration Summary

Interface		TDATA				_
Type	Direction	Width	TID	TDES	T TUSER TKEE	EP Purpose
Network Master (TX)	Output	512 bits	No	Optio	nalOptionalYes	Transmit pack- ets to net- work
Network Slave (RX)	Input	512 bits	No	Optio	nalOptionalYes	Receive pack- ets from net- work
Source Data Stream	Output	512 bits	No	No	OptionalYes	Memory- to- network stream- ing
Sink Data Stream	Input	512 bits	No	No	OptionalYes	Network- to- memory stream- ing

# Core Protocol Assumptions

### **AXI4-Stream Fundamentals**

Aspect	Requirement
Transfer Protocol	Valid-ready handshake on every transfer
Data Flow	Unidirectional streaming (master -> slave)
Packet Framing	TLAST signal indicates packet boundaries
Flow Control	Backpressure via TREADY signal
Byte Granularity	TKEEP indicates valid bytes within transfer

# ${\bf Implementation~Assumptions}$

# Assumption 1: TKEEP-Based Byte Qualification

Aspect	Requirement		
Byte Validity Rule	TKEEP indicates which bytes of TDATA contain valid data		
512-bit bus (64 bytes)	TKEEP[63:0] - one bit per byte		
Contiguous Bytes	Valid bytes are always contiguous (no gaps)		
Alignment	Valid bytes always start from TDATA[7:0]		
	(byte 0)		
Rationale	Simplifies data alignment and reduces		
	complexity		
Benefit	Eliminates data steering logic for		
	non-contiguous bytes		

# TKEEP Encoding Examples (64-byte bus):

Transfer Size	TKEEP Value	Description
64 bytes	64'hFFFFFFFFFFFF	FAll bytes valid (full
		transfer)
32 bytes	64'h00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF	First 32 bytes valid
16 bytes	64'h000000000000FFFF	First 16 bytes valid
8 bytes	64'h00000000000000FF	First 8 bytes valid
4 bytes	64'h000000000000000F	First 4 bytes valid
1 byte	64'h00000000000000001	First byte valid

# Assumption 2: TLAST for Packet Boundaries

Aspect	Requirement
Packet Delimiter	TLAST=1 on final transfer of packet
Single-Beat Packets	TLAST=1 for single-transfer packets
Multi-Beat Packets	TLAST=0 for all transfers except last

Aspect	Requirement
Mandatory Signal	TLAST required for all packet-based protocols
Rationale	Enables downstream packet processing and buffering

### Assumption 3: No TSTRB Usage

Aspect	Requirement
TSTRB Disabled	TSTRB signals not used (TSTRB ENABLE=0)
Byte Qualification Rationale	TKEEP provides sufficient byte-level control RAPIDS data is always read-oriented (no write strobes needed)
Benefit	Reduces interface width and complexity

# Assumption 4: Optional TID and TDEST

Aspect	Requirement
TID Usage	Transaction ID not required for RAPIDS use
	cases
TDEST Usage	Destination routing optional (set by interface
	type)
Default Configuration	TID_WIDTH=0, TDEST_WIDTH=0 for
	simple streaming
Rationale	RAPIDS uses point-to-point connections, no
	routing needed

# Master (Transmit) Interface Specification

# **AXIS Master Signals**

Signal	Width	Direction	Required	Description
m_axis_to	dataTDATA_WI	DTHMaster->Slave	Yes	Stream data payload
m_axis_tv	/alild	Master->Slave	Yes	Data valid indicator
m_axis_tr	readly	Slave->Master	Yes	Ready for data (backpressure)
m_axis_t]	lastĺ	Master->Slave	Yes	Last transfer in packet

Signal	Width	Direction	Required	Description
m_axis_tk	eepTDATA_WI	DTHM8ster->Slave	Yes	Byte qualifier (valid bytes)
	_	H Master->Slave DTHMaster->Slave	Optional Optional	Transaction ID Routing destination
m_axis_tu	serTUSER_WI	DTHMaster->Slave	Optional	User sideband data

# Master Transfer Rules

Rule	Requirement	Description
Transfer	Transfer occurs when	Standard AXIS handshake
Occurrence	TVALID=1 AND TREADY=1	
TVALID	Master can assert TVALID	Master controls data
Assertion	independently of TREADY	availability
TVALID	Once TVALID=1, all T*	Data integrity requirement
Stability	signals must remain stable	
	until TREADY=1	
TREADY	Slave can assert TREADY	Backpressure control
Depen-	based on TVALID state	
dency		
TKEEP	Valid bytes start from byte 0,	Per Assumption 1
Alignment	must be contiguous	
TLAST Re-	TLAST=1 on final beat of	Per Assumption 2
quirement	every packet	

# Slave (Receive) Interface Specification AXIS Slave Signals

Signal	Width	Direction	Required	Description
s_axis_to	dataTDATA_WI	DTHMaster->Slave	Yes	Stream data payload
s_axis_t	valik	Master->Slave	Yes	Data valid indicator
s_axis_tr	readly	Slave->Master	Yes	Ready for data (backpressure)
s_axis_t]	Lastl	Master->Slave	Yes	Last transfer in packet

Signal	Width	Direction	Required	Description
s_axis_tkee	rdiw_ATAdTq	THM8ster->Slave	Yes	Byte qualifier (valid bytes)
	_	Master->Slave	Optional Optional	Transaction ID Routing destination
s_axis_tuse	rTUSER_WIDT	THMaster->Slave	Optional	User sideband data

### Slave Flow Control

Aspect	Behavior	Description
TREADY=1	Slave ready to accept data	Normal operation
TREADY=0	Slave cannot accept data (backpressure)	Flow control active
TREADY	Can be	Dynamic flow control
Timing	asserted/deasserted on any cycle	
Buffer	TREADY reflects	Prevents overflow
Management	downstream buffer availability	

### Packet Structure and Framing

Single-Beat Packet Packet with data <= 64 bytes (fits in one transfer):

Clock: -+ +-+ +-

+-+ +-+

TVALID: --+ +---

+-+

TREADY: -----

(always ready)

TDATA: [Packet Data (64 bytes max)]

TKEEP: [Valid byte mask (e.g., 64'h00000000FFFFFFFF for 32 bytes)]

TLAST: --+ +---

+-+

Transfer: Single beat completes entire packet

# Multi-Beat Packet Packet with data > 64 bytes (requires multiple transfers):

Clock: -+ +-+ +-+ +-+-+ +-+ +-+

TVALID: --+ +---

TREADY: -----

(always ready)

TDATA: [Beat 0] [Beat 1] [Beat 2] [Beat 3]

64B 64B 64B 32B (partial)

TKEEP: [64'hffff...][64'hffff...][64'hffff...][64'h00000000ffffffff]

All valid All valid 32 bytes valid

TLAST: ----+ +---

+-+

Transfer: 4 beats (256 bytes total)

- Beats 0-2: Full 64-byte transfers, TLAST=0

- Beat 3: Partial 32-byte transfer, TLAST=1

#### Packet with Backpressure Backpressure applied mid-packet:

Clock: -+ +-+ +-+ +-+ +-+ +-

+-+ +-+ +-+ +-+ +-+

TVALID: --+ +---

+----+

TREADY: --+ +-+ +----

+-+ +-+ +-+

TDATA: [Beat 0] (stall) [Beat 1] (stall) [Beat 2]

TKEEP: [Valid] (held) [Valid] (held) [Valid]

TLAST: ----+ +---

+--

Transfer: 3 beats with backpressure

- Beat 0: Transfers immediately
- Stall: TREADY=0, TVALID held high, data held stable
- Beat 1: Transfers after 2 stall cycles
- Stall: Another 1-cycle stall
- Beat 2: Final beat transfers, TLAST=1

**Key Observations:** 1. Master must hold TVALID=1 and all T\* signals stable during backpressure 2. Slave controls flow via TREADY signal 3. Transfer only occurs when both TVALID=1 AND TREADY=1

### TUSER Sideband Signaling

#### Purpose and Usage

Aspect	Description
Purpose	Carry packet metadata alongside data stream
Scope	Valid on first beat of packet only (when new packet starts)
Width	Application-specific (0-128 bits)
Examples	Packet type, priority, timestamp, sequence number

# RAPIDS-Specific TUSER Encoding (Example) 64-bit TUSER encoding for network packets:

Bits	Field	Description
[7:0]	Packet Type	0x01=Data, 0x02=Control, 0x03=Status
[15:8]	Priority	0-255 priority level
[31:16]	Sequence Number	Per-channel sequence tracking
[47:32]	Channel ID	Source/destination channel identifier
[63:48]	Reserved	Future use

**Usage Pattern:** - TUSER valid only on first beat of packet (can be ignored on subsequent beats) - Downstream logic captures TUSER on first beat, uses for entire packet - Simplifies metadata handling (no per-beat metadata processing)

135

### Flow Control and Backpressure

#### Backpressure Mechanisms

Mechanism	Implementation	Description
Immediate	TREADY= $0$ for N cycles	Slave cannot accept
Backpressure		data
Conditional	TREADY toggles based on	Dynamic flow control
Backpressure	buffer state	
Sustained	TREADY=0 for extended	Upstream buffer fills
Backpressure	period	

### **Backpressure Propagation**

Source SRAM Control -> AXIS Master -> AXIS Slave -> Sink SRAM Control

TREADY Backpressure

(flow control)

**Propagation Rules:** 1. Slave asserts TREADY=0 when downstream buffer nearly full 2. Master stops sending data (TVALID may remain high, data held) 3. Backpressure propagates to source (SRAM read stalls) 4. System self-regulates to prevent buffer overflow

#### **Buffer Depth Considerations**

Buffer Type	Recommended Depth	Rationale
AXIS Input FIFO	16-32 beats	Absorb backpressure latency
AXIS Output FIFO	16-32 beats	Smooth bursty traffic
Packet Buffer	4-8 packets	Handle multi-packet scenarios

### Reset Behavior

### Reset Requirements

Reset Phase	Requirement	Description
Active Reset	aresetn is active-low reset signal	Standard AXI reset
TVALID During	TVALID=0 when	No spurious transfers
Reset	aresetn=0	
TREADY During	TREADY can be $0$ or $1$	Slave state undefined
Reset	(don't care)	

Reset Phase	Requirement	Description
State Clearing	All FIFOs/buffers flushed during reset	Clean startup
Post-Reset	TVALID=0 for at least 1 cycle after reset release	Stable initialization

### Reset Timing

Clock: -+ +-+ +-+ +-+ +-+ +-

+-+ +-+ +-+ +-+ +-+

+----+

aresetn: ----+ +----

TVALID: -----+ +---

(stable after reset)

TREADY: -----? ? ?--

(don't care initially)

Note: TVALID must be 0 during and immediately after reset

### Implementation Benefits

### **Streaming Efficiency**

Benefit Area	Advantage	Impact
Continuous Streaming	No address overhead (unlike AXI4)	Maximum throughput
Simple Handshake	Valid-ready protocol only	Minimal control logic
Burst Transfers	Multi-beat packets for efficiency	High bandwidth utilization
Flow Control	Built-in backpressure mechanism	Prevents data loss

### Packet-Based Processing

Benefit Area	Advantage	Impact
Packet Framing	TLAST delimits packets	Enables packet-level
Byte Granularity	TKEEP handles partial transfers	processing Supports variable-length
Metadata Support	TUSER carries packet info	packets Rich packet classification

# Resource Efficiency

Benefit Area	Simplification	Impact
No Address Logic	Streaming-only interface	Reduced logic complexity
No Transaction IDs	Point-to-point connections	Simplified state machines
Optional Signals	TID/TDEST/TUSER as needed	Minimal interface width
Byte Alignment	Contiguous bytes only	No complex data steering

# Timing Requirements

# Setup and Hold Times

Timing Parameter	Requirement	Description
TVALID to TREADY	Setup time: 0 ns	Combinational ready allowed
TREADY to TVALID	Setup time: 1 clock cycle	TVALID registered before TREADY
T* Signal Stability	Hold until TREADY=1	check Data integrity during backpressure

### **Clock Domain Considerations**

Scenario Requirement		Solution	
Synchronous	Single clock domain	Direct connection	
Operation			

Scenario	Requirement	Solution
Asynchronous Operation	Different clock domains	Insert AXIS async FIFO
Clock Frequency Ratio	Producer faster than consumer	Backpressure handles rate mismatch
	consumer	Tauc mismatch

# Validation Requirements

### Functional Validation

Validation Area	Requirements
Valid-Ready Handshake	Verify all transfers occur only when TVALID=1 AND
	TREADY=1
TKEEP Encoding	Verify byte validity matches
	TKEEP pattern
TLAST Assertion	Verify TLAST=1 on final beat of
	every packet
Backpressure Handling	Verify master holds TVALID and
	T* signals during TREADY=0
Packet Integrity	Verify multi-beat packets
	reconstruct correctly
Byte Alignment	Verify valid bytes are contiguous
	starting from byte 0

# Timing Validation

Validation Area	Requirements
Signal Stability	Verify T* signals stable when TVALID=1 until TREADY=1
Reset Behavior	Verify TVALID=0 during and after reset
Clock Crossing	Verify async FIFO metastability protection (if used)

# Stress Testing

Test Type	Description	Expected Behavior
Sustained	TREADY=0 for 100+	Master waits without data
Backpressure	cycles	corruption
Rapid	TREADY toggles	Transfer rate adapts correctly
Backpressure	every cycle	T v
Toggle	v	
Maximum	TREADY=1 always	Full bandwidth utilization
Throughput	v	
Single-Beat	All packets fit in one	TLAST=1 on every transfer
Packets	beat	v
Large	Packets spanning	Correct packet reconstruction
Multi-Beat	100+ beats	1
Packets		

#### **Example Transactions**

Example 1: Single-Beat Packet (32 bytes) Configuration: -TDATA\_WIDTH = 512 bits (64 bytes) - Packet size = 32 bytes - Single transfer Signals:

Clock cycle: -+ +-

+-+

TVALID: --+ +---

+-+

TREADY: -----

(ready)

TDATA: [32 bytes of packet data | 32 bytes unused]

TKEEP: 64'h00000000FFFFFFFF (first 32 bytes valid)

TLAST: --+ +---

+-+

TUSER: [Packet metadata - type, priority, etc.]

Result: Entire packet transfers in single beat.

Example 2: Multi-Beat Packet with Backpressure (200 bytes) Configuration: - TDATA\_WIDTH = 512 bits (64 bytes) - Packet size = 200 bytes - Requires 4 beats: 64+64+64+8 bytes

#### Signals:

Clock cycle: -+ +-+ +-+ +-+ +-+ +-

+-+ +-+ +-+ +-+ +-+

TVALID: --+ +---

+----+

TREADY: --+ +---+ +-+ +--

+-+ +-+ +-+

(backpressure cycles 2-3, 5)

Beat 0: [64 bytes] TKEEP=64'hFFFF..., TLAST=0

Transfers immediately

Stall: (cycles 2-3, TREADY=0, master holds data)

Beat 1: [64 bytes] TKEEP=64'hFFFF..., TLAST=0

Transfers after stall

Stall: (cycle 5, TREADY=0 again)

Beat 2: [64 bytes] TKEEP=64'hFFFF..., TLAST=0

Transfers after stall

Beat 3: [8 bytes] TKEEP=64'h00000000000FF, TLAST=1

Final beat transfers

TUSER: [Valid on beat 0 only]

**Result:** 200-byte packet transfers across 4 beats with intermittent backpressure. Total transfer takes 7 clock cycles (4 beats + 3 stall cycles).

**Example 3: Back-to-Back Packets Configuration:** - Two packets: Packet A (64 bytes), Packet B (128 bytes) - No gaps between packets

#### Signals:

Clock cycle: -+ +-+ +-+

+-+ +-+ +-+

TVALID: --+ +---

+----+

TREADY: -----

Beat 0: [Packet A - 64 bytes] TKEEP=64'hFFFF..., TLAST=1

### TUSER=[Packet A metadata]

Beat 1: [Packet B beat 0 - 64 bytes] TKEEP=64'hFFFF..., TLAST=0
TUSER=[Packet B metadata]

Beat 2: [Packet B beat 1 - 64 bytes] TKEEP=64'hFFFF..., TLAST=1 TUSER=(ignored, mid-packet)

**Result:** Back-to-back packets transfer efficiently without idle cycles. TUSER updates on first beat of each new packet.

#### Common Use Cases

### Network Interface Applications

Use Case	Configuration	Description
Packet	512-bit TDATA, TKEEP,	High-bandwidth network
Transmission	TLAST, TUSER	TX
Packet	512-bit TDATA, TKEEP,	High-bandwidth network
Reception	TLAST, TUSER	RX
Streaming DMA	512-bit TDATA, TKEEP,	Memory-to-network data
	TLAST	transfer
Flow-Controlled	Dynamic TREADY	Backpressure-aware
Streaming		streaming

#### **Data Path Integration**

Integration Pattern	Description
Source Path Sink Path	AXI4 Read -> SRAM -> AXIS Master -> Network
Loopback	Network -> AXIS Slave -> SRAM -> AXI4 Write AXIS Master -> AXIS Slave (testing)
Multi-Stage Pipeline	AXIS -> Processing -> AXIS (chained)

### **Performance Characteristics**

Metric	Typical Value	Description
Latency	1-2 cycles	TVALID assertion to
		TREADY response
Throughput	1 beat per clock	Sustained rate (no
		backpressure)

Metric	Typical Value	Description
Efficiency	95-100%	With occasional backpressure
Packet Rate	Dependent on size	64-byte packets: ~10Gbps @ 200MHz

### **RAPIDS-Specific Considerations**

#### Interface Assignments

RAPIDS Block	AXIS Role	Direction	Width	Notes
Network Slave	Slave (RX)	Input	512-bit	Receives packets from network
Network Master	Master (TX)	Output	512-bit	Transmits packets to network
Source SRAM Control	Master (TX)	Output	512-bit	Streams data from SRAM
Sink SRAM Control	Slave (RX)	Input	512-bit	Receives data to SRAM

### Packet Processing Flow Sink Path (Network -> Memory):

Network AXIS Input (512-bit packets)

↓ TVALID/TREADY/TLAST/TKEEP

Network Slave (packet validation)

 $\downarrow$  Internal handshake

Sink SRAM Control (buffering)

↓ AXI4 Write

System Memory

### Source Path (Memory -> Network):

System Memory

↓ AXI4 Read

Source SRAM Control (buffering)

↓ Internal handshake

Network Master (packet formation)

↓ TVALID/TREADY/TLAST/TKEEP

Network AXIS Output (512-bit packets)

## **Buffer Sizing Guidelines**

Buffer Location	Recommended Size	Rationale
Network Input FIFO	32 beats (2KB)	Absorb network burst traffic
Network Output FIFO	32 beats (2KB)	Smooth AXI4 read latency
SRAM Depth	1024-4096 entries	Match typical packet sizes

# Comparison with Other AXIS Variants

### **AXIS** vs Full **AXI**4

Feature	AXIS	Full AXI4
Addressing	No addressing (streaming)	Full address bus
Channels	Single data channel	5 independent channels (AR, R, AW, W, B)
Transaction IDs	Optional (rarely used)	Mandatory for out-of-order
Burst Support	Continuous streaming	Fixed-length bursts
Complexity	Low	High
Use Case	Streaming data	Random-access memory

# ${\bf AXIS} \ {\bf Configuration} \ {\bf Trade-offs}$

Configuration	Advantages	Disadvantages
Wide Data Path (512-bit)	High throughput, fewer transfers	More routing resources
Narrow Data Path (64-bit)	Simpler routing, lower resource	Lower throughput, more transfers
With TUSER	Rich metadata support	Increased interface width
Without TUSER	Minimal interface	Limited metadata capability

#### Appendix: Signal Quick Reference

#### **Mandatory Signals**

Signal	Width	Source	Description
TDATA	TDATA_WIDTH	Master	Streaming data payload
TVALID	1	Master	Data valid indicator
TREADY	1	Slave	Ready for data (backpressure)
TLAST	1	Master	Last transfer in packet

#### **Optional Signals**

Signal	Width	Source	When to Use
TKEEP	TDATA_WIDTH/8	3 Master	Byte-level data validity (recommended)
TSTRB	TDATA_WIDTH/8	3 Master	Write strobes (rarely used)
TID	TID_WIDTH	Master	Transaction routing/identification
TDEST	TDEST_WIDTH	Master	Destination routing
TUSER	TUSER_WIDTH	Master	User-defined sideband metadata

#### Signal Relationships

```
TVALID=1 + TREADY=1 -> Transfer occurs

TVALID=1 + TREADY=0 -> Master waits (holds all T* signals)

TVALID=0 + TREADY=? -> No transfer (TREADY don't care)

TLAST=1 -> Final beat of packet

TKEEP[n]=1 -> Byte n of TDATA is valid

TKEEP[n]=0 -> Byte n of TDATA is invalid (ignored)
```

 $\bf Next:$  Chapter 3 - Interface 5: MonBus ## Monitor Bus Architecture and Event Code Organization

#### Overview

The Monitor Bus architecture provides a unified, scalable framework for monitoring and error reporting across multiple bus protocols in complex SoC designs. This system supports AXI, APB, Network (Mesh Network on Chip), ARB (Arbiter), CORE, and custom protocols through a standardized 64-bit packet format with protocol-aware event categorization.

#### Interface Summary

#### Number of Interfaces

- 1 Monitor Bus Output Interface: Unified 64-bit packet stream
- Multiple Protocol Input Interfaces: AXI, APB, Network, ARB, CORE, Custom protocol monitors
- Local Memory Interface: Error/interrupt packet storage
- External Memory Interface: Bulk packet storage

#### **Interface Parameters**

Parameter	Description	Valid Values	Default
PACKET_WIDTH	Monitor bus packet width	64	64
PROTOCOL_WIDTH	Protocol identifier width	3	3
EVENT_CODE_WIDTH	Event code width	4	4
PACKET_TYPE_WIDTH	Packet type width	4	4
CHANNEL_ID_WIDTH	Channel identifier width	6	6
UNIT_ID_WIDTH	Unit identifier width	4	4
AGENT_ID_WIDTH	Agent identifier width	8	8
EVENT_DATA_WIDTH	Event data width	35	35

#### Core Design Assumptions

#### Assumption 1: Hierarchical Event Organization

Aspect	Requirement	
Organization Rule	Protocol -> Packet Type -> Event Code hierarchy	
Event Space	Each protocol x packet type combination has exactly 16 event codes	
Mapping	1:1 mapping between packet types and event codes	
Rationale	Provides clear, scalable event organization	

#### **Assumption 2: Protocol Isolation**

Aspect	Requirement	
Isolation Rule	Each protocol owns its event space	
Conflict Prevention	No cross-protocol event conflicts	
Independent Evolution	Protocols can evolve independently	
Rationale	Prevents interference and enables	
	protocol-specific optimization	

### Assumption 3: Two-Tier Memory Architecture

Aspect	Requirement
Local Storage External Storage Routing Decision Rationale	Critical events (errors/interrupts) stored locally Non-critical events routed to external memory Based on packet type configuration Balances immediate access with bulk storage needs

### Assumption 4: Configurable Packet Routing

Aspect	Requirement
Routing Rule	Different packet types can route to different destinations
Configuration	Base/limit registers define routing per packet type
Priority Support Rationale	Configurable priority levels per packet type Enables flexible memory allocation and access patterns

# Interface Signal Specification

### Monitor Bus Output Interface

Signal	Width	Direction	Description
mon_packet	64	Monitor->System	Monitor packet data
mon_valid	1	Monitor->System	Packet valid signal
mon_ready	1	System->Monitor	Ready to accept packet
mon_error	1	Monitor->System	Monitor error condition

### Protocol Input Interfaces

Signal	Width	Direction	Description
axi_event axi_event_val	64 id	AXI Monitor->Bus AXI Monitor->Bus	AXI event packet AXI event valid
axi_event_readyl		Bus->AXI Monitor	Ready for AXI event
apb_event 64 apb_event_valid		APB Monitor->Bus APB Monitor->Bus	APB event packet APB event valid
apb_event_readyl		Bus->APB Monitor	Ready for APB event
network_event	64	Network Monitor->Bus	Network event packet

Signal	Width	Direction	Description
network_ever	nt_walid	Network	Network event valid
		Monitor->Bus	
network_ever	nt_rleady	Bus->Network	Ready for Network
		Monitor	event
arb_event	64	ARB Monitor->Bus	ARB event packet
arb_event_va	alid	ARB Monitor->Bus	ARB event valid
arb_event_re	eadyl	Bus->ARB Monitor	Ready for ARB event
core_event	64	CORE	CORE event packet
		Monitor->Bus	
core_event_v	/alild	CORE	CORE event valid
		Monitor->Bus	
core_event_r	ready	Bus->CORE	Ready for CORE event
		Monitor	

# Control and Status Signals

Width	Direction	Description
1	Input	System clock
1	Input	Active-low reset
1	Input	Global monitor enable
16	Input	Per-type enable bits
1	Output	Local memory full flag
1	Output	External memory error
	1 1 1	1 Input 1 Input 1 Input 1 Input 16 Input 1 Output

# Packet Format and Field Allocation 64-bit Monitor Bus Packet Structure

Field	Bits	Width	Description
Packet Type	[63:60]	4	Event category (Error,
			Completion, etc.)
Protocol	[59:57]	3	Bus protocol (AXI=0,
			Network=1, APB=2,
			ARB=3, CORE=4)
Event Code	[56:53]	4	Specific events within
			category
Channel ID	[52:47]	6	Transaction/channel
			identifier
Unit ID	[46:43]	4	Subsystem identifier
Agent ID	[42:35]	8	Module identifier
Event Data	[34:0]	35	Event-specific payload

### Packet Type Definitions

Value	Name	Purpose	Applicable Protocols
0x $0$	Error	Protocol violations, response errors	All
0x1	Completion	Successful transaction completion	All
0x2	Threshold	Threshold crossed events	All
0x3	Timeout	Timeout conditions	All
0x4	Performance	Performance metrics	All
0x5	Credit	Credit management	Network only
0x6	Channel	Channel status	Network only
0x7	Stream	Stream events	Network only
0x8	Address Match	Address matching	AXI only
0x9	APB Specific	APB protocol events	APB only
0xA-0xE	Reserved	Future expansion	-
0xF	Debug	Debug and trace events	All

### Protocol-Specific Event Codes

#### **AXI Protocol Events**

### Error Events (PktTypeError + PROTOCOL\_AXI)

Code	Event Name	Description
0x0	AXI_ERR_RESP_SLVERR	Slave error response
0x1	AXI_ERR_RESP_DECERR	Decode error response
0x2	AXI_ERR_DATA_ORPHAN	Data without command
0x3	AXI_ERR_RESP_ORPHAN	Response without transaction
0x4	AXI_ERR_PROTOCOL	Protocol violation
0x5	AXI_ERR_BURST_LENGTH	Invalid burst length
0x6	AXI_ERR_BURST_SIZE	Invalid burst size
0x7	AXI_ERR_BURST_TYPE	Invalid burst type
0x8	AXI_ERR_ID_COLLISION	ID collision detected
0x9	AXI_ERR_WRITE_BEFORE_ADDR	Write data before address
0xA	AXI_ERR_RESP_BEFORE_DATA	Response before data complete
0xB	AXI_ERR_LAST_MISSING	Missing LAST signal
0xC	AXI_ERR_STROBE_ERROR	Write strobe error
0xD	AXI_ERR_RESERVED_D	Reserved
0xE	AXI_ERR_RESERVED_E	Reserved
0xF	AXI_ERR_USER_DEFINED	User-defined error

 ${\bf Timeout~Events~(PktTypeTimeout~+~PROTOCOL\_AXI)}$ 

Code	Event Name	Description
0x0	AXI_TIMEOUT_CMD	Command/Address timeout
0x1 $0x2$	AXI_TIMEOUT_DATA AXI_TIMEOUT_RESP	Data timeout Response timeout
0x3 $0x4$	AXI_TIMEOUT_HANDSHAKE AXI_TIMEOUT_BURST	Handshake timeout Burst completion timeout
0x5	AXI_TIMEOUT_EXCLUSIVE	Exclusive access timeout
0x6-0xE 0xF	Reserved AXI_TIMEOUT_USER_DEFINED	Future expansion User-defined timeout

# $Performance\ Events\ (PktTypePerf+PROTOCOL\_AXI)$

Code	Event Name	Description
0x $0$	AXI_PERF_ADDR_LATENCY	Address phase latency
0x1	AXI_PERF_DATA_LATENCY	Data phase latency
0x2	AXI_PERF_RESP_LATENCY	Response phase latency
0x3	AXI_PERF_TOTAL_LATENCY	Total transaction latency
0x4	AXI_PERF_THROUGHPUT	Transaction throughput
0x5	AXI_PERF_ERROR_RATE	Error rate
0x6	AXI_PERF_ACTIVE_COUNT	Active transaction count
0x7	AXI_PERF_BANDWIDTH_UTIL	Bandwidth utilization
0x8	AXI_PERF_QUEUE_DEPTH	Average queue depth
0x9	AXI_PERF_BURST_EFFICIENCY	Burst efficiency metric
0xA-0xE	Reserved	Future expansion
0xF	AXI_PERF_USER_DEFINED	User-defined performance

### **APB Protocol Events**

# Error Events (PktTypeError + PROTOCOL\_APB)

Code	Event Name	Description
0x0	APB_ERR_PSLVERR	Peripheral slave error
0x1	APB_ERR_SETUP_VIOLATION	Setup phase protocol violation
0x2	APB_ERR_ACCESS_VIOLATION	Access phase protocol violation
0x3	APB_ERR_STROBE_ERROR	Write strobe error
0x4	$APB\_ERR\_ADDR\_DECODE$	Address decode error
0x5	APB_ERR_PROT_VIOLATION	Protection violation (PPROT)
0x6	APB_ERR_ENABLE_ERROR	Enable phase error
0x7	APB_ERR_READY_ERROR	PREADY protocol error
0x8-0xE	Reserved	Future expansion
0xF	APB_ERR_USER_DEFINED	User-defined error

### $Timeout\ Events\ (PktTypeTimeout\ +\ PROTOCOL\_APB)$

Code	Event Name	Description
0x0	APB_TIMEOUT_SETUP	Setup phase timeout
0x1	APB_TIMEOUT_ACCESS	Access phase timeout
0x2	APB_TIMEOUT_ENABLE	Enable phase timeout (PREADY stuck)
0x3	APB_TIMEOUT_PREADY_STUCK	PREADY stuck low
0x4	APB_TIMEOUT_TRANSFER	Overall transfer timeout
0x5-0xE	Reserved	Future expansion
0xF	APB_TIMEOUT_USER_DEFINED	User-defined timeout

# $Completion\ Events\ (PktTypeCompletion\ +\ PROTOCOL\_APB)$

Code	Event Name	Description
0x0	APB_COMPL_TRANS_COMPLETE	Transaction completed
0x1	APB_COMPL_READ_COMPLETE	Read transaction complete
0x2	APB_COMPL_WRITE_COMPLETE	Write transaction complete
0x3-0xE	Reserved	Future expansion
0xF	APB_COMPL_USER_DEFINED	User-defined completion

### Threshold Events (PktTypeThreshold + PROTOCOL\_APB)

Code	Event Name	Description
0x0	APB_THRESH_LATENCY	APB latency threshold
0x1	APB_THRESH_ERROR_RATE	APB error rate threshold
0x2	APB_THRESH_ACCESS_COUNT	Access count threshold
0x3	APB_THRESH_BANDWIDTH	Bandwidth threshold
0x4-0xE	Reserved	Future expansion
0xF	APB_THRESH_USER_DEFINED	User-defined threshold

### $Performance\ Events\ (PktTypePerf+PROTOCOL\_APB)$

Code	Event Name	Description
0x0	APB_PERF_READ_LATENCY	Read transaction latency
0x1	APB_PERF_WRITE_LATENCY	Write transaction latency
0x2	APB_PERF_THROUGHPUT	Transaction throughput
0x3	APB_PERF_ERROR_RATE	Error rate
0x4	APB_PERF_ACTIVE_COUNT	Active transaction count
0x5	APB_PERF_COMPLETED_COUNT	Completed transaction count
0x6-0xE	Reserved	Future expansion

Code	Event Name	Description
0xF	APB_PERF_USER_DEFINED	User-defined performance

### Debug Events (PktTypeDebug + PROTOCOL\_APB)

Code	Event Name	Description
0x0	APB_DEBUG_STATE_CHANGE	APB state changed
0x1	APB_DEBUG_SETUP_PHASE	Setup phase event
0x2	APB_DEBUG_ACCESS_PHASE	Access phase event
0x3	APB_DEBUG_ENABLE_PHASE	Enable phase event
0x4	APB_DEBUG_PSEL_TRACE	PSEL trace
0x5	APB_DEBUG_PENABLE_TRACE	PENABLE trace
0x6	APB_DEBUG_PREADY_TRACE	PREADY trace
0x7	APB_DEBUG_PPROT_TRACE	PPROT trace
0x8	APB_DEBUG_PSTRB_TRACE	PSTRB trace
0x9-0xE	Reserved	Future expansion
0xF	APB_DEBUG_USER_DEFINED	User-defined debug

### Network Protocol Events

# $Error\ Events\ (PktTypeError\ +\ PROTOCOL\_MNOC)$

Code	Event Name	Description
0x0	NETWORK_ERR_PARITY	Parity error
0x1	NETWORK_ERR_PROTOCOL	Protocol violation
0x2	NETWORK_ERR_OVERFLOW	Buffer/Credit overflow
0x3	NETWORK_ERR_UNDERFLOW	Buffer/Credit underflow
0x4	NETWORK_ERR_ORPHAN	Orphaned packet/ACK
0x5	NETWORK_ERR_INVALID	Invalid type/channel/payload
0x6	NETWORK_ERR_HEADER_CRC	Header CRC error
0x7	NETWORK_ERR_PAYLOAD_CRC	Payload CRC error
0x8	NETWORK_ERR_SEQUENCE	Sequence number error
0x9	NETWORK_ERR_ROUTE	Routing error
0xA	NETWORK_ERR_DEADLOCK	Deadlock detected
0xB-0xE	Reserved	Future expansion
0xF	NETWORK_ERR_USER_DEFINED	User-defined error

 $Credit\ Events\ (PktTypeCredit\ +\ PROTOCOL\_MNOC)$ 

Code	Event Name	Description
0x0	NETWORK_CREDIT_ALLOCATED	Credits allocated
0x1	NETWORK_CREDIT_CONSUMED	Credits consumed
0x2	NETWORK_CREDIT_RETURNED	Credits returned
0x3	NETWORK_CREDIT_OVERFLOW	Credit overflow detected
0x4	NETWORK_CREDIT_UNDERFLOW	Credit underflow detected
0x5	NETWORK_CREDIT_EXHAUSTED	All credits exhausted
0x6	NETWORK_CREDIT_RESTORED	Credits restored
0x7	NETWORK_CREDIT_EFFICIENCY	Credit efficiency metric
0x8	NETWORK_CREDIT_LEAK	Credit leak detected
0x9-0xE	Reserved	Future expansion
0xF	NETWORK_CREDIT_USER_DEFINED	User-defined credit event

# $Channel\ Events\ (PktTypeChannel\ +\ PROTOCOL\_MNOC)$

Code	Event Name	Description
0x $0$	NETWORK_CHANNEL_OPEN	Channel opened
0x1	NETWORK_CHANNEL_CLOSE	Channel closed
0x2	NETWORK_CHANNEL_STALL	Channel stalled
0x3	NETWORK_CHANNEL_RESUME	Channel resumed
0x4	NETWORK_CHANNEL_CONGESTION	Channel congestion detected
0x5	NETWORK_CHANNEL_PRIORITY	Channel priority change
0x6-0xE	Reserved	Future expansion
0xF	NETWORK_CHANNEL_USER_DEFINED	User-defined channel event

# $Stream\ Events\ (PktTypeStream\ +\ PROTOCOL\_MNOC)$

Code	Event Name	Description
0x0	NETWORK_STREAM_START	Stream started
0x1	NETWORK_STREAM_END	Stream ended (EOS)
0x2	NETWORK_STREAM_PAUSE	Stream paused
0x3	NETWORK_STREAM_RESUME	Stream resumed
0x4	NETWORK_STREAM_OVERFLOW	Stream buffer overflow
0x5	NETWORK_STREAM_UNDERFLOW	Stream buffer underflow
0x6-0xE	Reserved	Future expansion
0xF	NETWORK_STREAM_USER_DEFINED	User-defined stream event

#### **ARB Protocol Events**

### Error Events (PktTypeError + PROTOCOL\_ARB)

Code	Event Name	Description
0x0	ARB_ERR_STARVATION	Client request starvation
0x1	ARB_ERR_ACK_TIMEOUT	Grant ACK timeout
0x2	ARB_ERR_PROTOCOL_VIOLATION	ACK protocol violation
0x3	ARB_ERR_CREDIT_VIOLATION	Credit system violation
0x4	ARB_ERR_FAIRNESS_VIOLATION	Weighted fairness violation
0x5	ARB_ERR_WEIGHT_UNDERFLOW	Weight credit underflow
0x6	ARB_ERR_CONCURRENT_GRANTS	Multiple simultaneous grants
0x7	ARB_ERR_INVALID_GRANT_ID	Invalid grant ID detected
0x8	ARB_ERR_ORPHAN_ACK	ACK without pending grant
0x9	ARB_ERR_GRANT_OVERLAP	Overlapping grant periods
0xA	ARB_ERR_MASK_ERROR	Round-robin mask error
0xB	ARB_ERR_STATE_MACHINE	FSM state error
0xC	ARB_ERR_CONFIGURATION	Invalid configuration
0xD-0xE	Reserved	Future expansion
0xF	ARB_ERR_USER_DEFINED	User-defined error

# ${\bf Timeout~Events~(PktTypeTimeout~+~PROTOCOL\_ARB)}$

Code	Event Name	Description
0x0 0x1 0x2 0x3 0x4 0x5	ARB_TIMEOUT_GRANT_ACK ARB_TIMEOUT_REQUEST_HOLD ARB_TIMEOUT_WEIGHT_UPDATE ARB_TIMEOUT_BLOCK_RELEASE ARB_TIMEOUT_CREDIT_UPDATE ARB_TIMEOUT_STATE_CHANGE	Grant ACK timeout Request held too long Weight update timeout Block release timeout Credit update timeout State machine timeout
0x6-0xE 0xF	Reserved ARB_TIMEOUT_USER_DEFINED	Future expansion User-defined timeout

# $Completion\ Events\ (PktTypeCompletion\ +\ PROTOCOL\_ARB)$

Code	Event Name	Description
0x0	ARB_COMPL_GRANT_ISSUED	Grant successfully issued
0x1	ARB_COMPL_ACK_RECEIVED	ACK successfully received
0x2	ARB_COMPL_TRANSACTION	Complete transaction (grant+ack)
0x3	ARB_COMPL_WEIGHT_UPDATE	Weight update completed
0x4	ARB_COMPL_CREDIT_CYCLE	Credit cycle completed
0x5	ARB_COMPL_FAIRNESS_PERIOD	Fairness analysis period
0x6	ARB_COMPL_BLOCK_PERIOD	Block period completed
0x7-0xE	Reserved	Future expansion

Code	Event Name	Description
0xF	ARB_COMPL_USER_DEFINED	User-defined completion

### Threshold Events (PktTypeThreshold + PROTOCOL\_ARB)

Code	Event Name	Description
0x $0$	ARB_THRESH_	REQUEST_IRANGE AND Grant latency
		threshold
0x1	$ARB\_THRESH\_$	_ACKLATENGYnt-to-ACK latency
		threshold
0x2	$ARB\_THRESH\_$	_FAIRNESSIFEN ness deviation threshold
0x3	$ARB\_THRESH\_$	_ACTIVE_REQUESTSquest count threshold
0x4	$ARB\_THRESH\_$	_GRANT_RACE ant rate threshold
0x5	$ARB\_THRESH\_$	_EFFICIENCYGrant efficiency threshold
0x6	$ARB\_THRESH\_$	_CREDIT_LOM/w credit threshold
0x7	$ARB\_THRESH\_$	_WEIGHT_IM <b>N</b> eAghANGCalance threshold
0x8	$ARB\_THRESH\_$	_STARVATION <u>sta</u> FyMton time threshold
0x9-0xE	Reserved	Future expansion
0xF	$ARB\_THRESH\_$	_USERDEFI <b>NE</b> D-defined threshold

# $Performance\ Events\ (PktTypePerf+PROTOCOL\_ARB)$

Code	Event Name	Description
0x $0$	ARB_PERF_GRANT_	ISSUE <b>D</b> rant issued event
0x1	ARB_PERF_ACK_RE	CEIVE <b>N</b> CK received event
0x2	ARB_PERF_GRANT_	EFFICE MCY completion efficiency
0x3	ARB_PERF_FAIRNES	S_METRIGess compliance metric
0x4	ARB_PERF_THROUG	HPUTArbitration throughput
0x5	ARB_PERF_LATENCY	Y_AVGAverage latency measurement
0x6	ARB_PERF_WEIGHT	_COM <b>Weight@</b> mpliance metric
0x7	ARB_PERF_CREDIT_	_UTILICA: UTILICA: UT
0x8	ARB_PERF_CLIENT_	_ACTIVAEr-Elient activity metric
0x9	ARB_PERF_STARVAT	TION_ <b>SOUNT</b> ion event count
0xA	ARB_PERF_BLOCK_	EFFIC <b>E</b> l&&Yunblock efficiency
0xB-0xE	Reserved	Future expansion
0xF	ARB_PERF_USER_DI	EFINE <b>D</b> ser-defined performance

 $Debug\ Events\ (PktTypeDebug\ +\ PROTOCOL\_ARB)$ 

Code	Event Name	Description
0x0	ARB_DEBUG_STATE_CHANGE	Arbiter state machine change
0x1	ARB_DEBUG_MASK_UPDATE	Round-robin mask update
0x2	ARB_DEBUG_WEIGHT_CHANGE	Weight configuration change
0x3	ARB_DEBUG_CREDIT_UPDATE	Credit level update
0x4	ARB_DEBUG_CLIENT_MASK	Client enable/disable mask
0x5	ARB_DEBUG_PRIORITY_CHANGE	Priority level change
0x6	ARB_DEBUG_BLOCK_EVENT	Block/unblock event
0x7	ARB_DEBUG_QUEUE_STATUS	Request queue status
0x8	ARB_DEBUG_COUNTER_SNAPSHOT	Counter values snapshot
0x9	ARB_DEBUG_FIFO_STATUS	FIFO status change
0xA	ARB_DEBUG_FAIRNESS_STATE	Fairness tracking state
0xB	ARB_DEBUG_ACK_STATE	ACK protocol state
0xC-0xE	Reserved	Future expansion
0xF	ARB_DEBUG_USER_DEFINED	User-defined debug

#### **CORE Protocol Events**

### Error Events (PktTypeError + PROTOCOL\_CORE)

Code	Event Name	Description
0x $0$	CORE_ERR_	DESCRIPTOR_MiAsinf@nageDnumber
		(0x900dc0de)
0x1	CORE_ERR_	DESCRIPTOR_ <b>IB</b> AADid_Aleseniptor address
0x2	CORE_ERR_	DATA_BAD_A <b>DD</b> Aid data address (fetch or
		runtime)
0x3	CORE_ERR_	FLAG_COMPARISONask/compare mismatch
0x4	CORE_ERR_	CREDIT_UND <b>KREdio Sy</b> stem violation
0x5	CORE_ERR_	STATE_MACHINE alid FSM state transition
0x6	CORE_ERR_	DESCRIPTOR_ <b>Bes</b> GINGs engine FSM error
0x7	CORE_ERR_	FLAG_ENGINEFlag engine FSM error
0x8	CORE_ERR_	PROGRAM_ENCEDE Fam engine FSM error
0x9	CORE_ERR_	DATA_ENGINEData engine error
0xA	CORE_ERR_	CHANNEL_IN <b>VAVAD</b> d channel ID
0xB	CORE_ERR_	CONTROL_VIOLOMEDINE Sister violation
0xC-0xE	Reserved	Future expansion
0xF	CORE_ERR_	USER_DEFINEDser-defined error

 $Timeout\ Events\ (PktTypeTimeout\ +\ PROTOCOL\_CORE)$ 

Code	Event Name	Description
0x $0$	CORE_TIMEOUT	DESCRIP <b>Descriptente</b> th timeout
0x1	CORE_TIMEOUT	_FLAG_R <b>FI</b> PgYcomparison retry timeout
0x2	CORE_TIMEOUT	_PROGRAM <u>ro</u> wathrerite timeout
0x3	CORE_TIMEOUT	_DATA_T <b>RANSFÆR</b> sfer timeout
0x4	CORE_TIMEOUT	C_CREDIT_ <b>(Wedif</b> wait timeout
0x5	CORE_TIMEOUT	C_CONTRO <u>Co</u> MATenable wait timeout
0x6	CORE_TIMEOUT	_ENGINE_ <b>Subserving</b> Esponse timeout
0x7	CORE_TIMEOUT	_STATE_TIPSANN STATEOtN ansition timeout
0x8-0xE	Reserved	Future expansion
0xF	CORE_TIMEOUT	_USER_D <b>HESEN-ED</b> fined timeout

# $Completion\ Events\ (PktTypeCompletion\ +\ PROTOCOL\_CORE)$

Code	Event Name	Description
0x $0$	CORE_COMPL_	_DESCRIPTORestrophoresDccessfully loaded
0x1	$CORE\_COMPL\_$	_DESCRIPTORes@HpAdNchain completed
0x2	$CORE\_COMPL\_$	_FLAG_MATEMEEDomparison successful
0x3	$CORE\_COMPL\_$	_PROGRAM_RCGMpPdgEarEnding completed
0x4	$CORE\_COMPL\_$	_DATATRA <b>DSF</b> aERansfer completed
0x5	$CORE\_COMPL\_$	_CREDIT_CYCG&&t cycle completed
0x6	$CORE\_COMPL\_$	_CHANNEL_Commeditatessing complete
0x7	$CORE\_COMPL\_$	_ENGINE_R <b>EAD</b> Yngine ready
0x8-0xE	Reserved	Future expansion
0xF	CORE_COMPL_	_USERDEFINED defined completion

# $Threshold\ Events\ (PktTypeThreshold\ +\ PROTOCOL\_CORE)$

Code	Event Name	Description
0x $0$	CORE_THRESH	DESCRIPT <b>OR</b> SCIONIE DESCRIPTORSCIONIE DESCRIPTORSCIONIE DE LA COMPANIO DEL COMPANIO DE LA COMPANIO DE LA COMPANIO DEL COMPANIO DE LA COMPANIO DEL COMPAN
		threshold
0x1	$CORE\_THRESH\_$	_CREDIT_L <b>ON</b> dit low threshold
0x2	$CORE\_THRESH\_$	_FLAG_RE <b>TERN</b> g_16604UNSIInt threshold
0x3	$CORE\_THRESH\_$	_LATENCY Processing latency threshold
0x4	$CORE\_THRESH\_$	_ERROR_RÆFÆr rate threshold
0x5	$CORE\_THRESH\_$	_THROUGHPUffoughput threshold
0x6	$CORE\_THRESH\_$	_ACTIVE_CANAINALEMASINEL count threshold
0x7	$CORE\_THRESH\_$	_PROGRAMP_log_TableN@Mte latency
		threshold
0x8	$CORE\_THRESH\_$	_DATA_RATEata transfer rate threshold
0x9-0xE	Reserved	Future expansion
0xF	CORE_THRESH_	USER_DEFUNE Defined threshold

Code Event Name Description
-----------------------------

#### $Performance\ Events\ (PktTypePerf+PROTOCOL\_CORE)$

Code	Event Name	Description
0x $0$	CORE_PERF_END_OF_DATA	Stream continuation signal
0x1	CORE_PERF_END_OF_STREAM	Stream termination signal
0x2	CORE_PERF_ENTERING_IDLE	FSM returning to idle
0x3	CORE_PERF_CREDIT_INCREMENTED	Credit added by software
0x4	CORE_PERF_CREDIT_EXHAUSTED	Credit blocking execution
0x5	CORE_PERF_STATE_TRANSITION	FSM state change
0x6	CORE_PERF_DESCRIPTOR_ACTIVE	Data processing started
0x7	CORE_PERF_FLAG_RETRY	Flag comparison retry
0x8	CORE_PERF_CHANNEL_ENABLE	Channel enabled by software
0x9	CORE_PERF_CHANNEL_DISABLE	Channel disabled by software
0xA	CORE_PERF_CREDIT_UTILIZATION	Credit utilization metric
0xB	CORE_PERF_PROCESSING_LATENCY	Total processing latency
0xC	CORE_PERF_QUEUE_DEPTH	Current queue depth
0xD-0xE	Reserved	Future expansion
0xF	CORE_PERF_USER_DEFINED	User-defined performance

### Debug Events (PktTypeDebug + PROTOCOL\_CORE)

Code	Event Name	Description
0x $0$	CORE_DEBUG	FSM_STATEDecominates of the property of the pr
0x1	CORE_DEBUG	_DESCRIPTOR <u>es</u> GONOFENATent trace
0x2	CORE_DEBUG	FLAGENGINGFLAGENGINGFLAGENGING
0x3	CORE_DEBUG	_PROGRAM_ <b>HENGHNE</b> en <b>gTa</b> Estate trace
0x4	CORE_DEBUG	_CREDIT_ORERATION operation
0x5	CORE_DEBUG	_CONTROL_CONTR
0x6	CORE_DEBUG	_ENGINE_H <b>ÆNÐSHAKid</b> shake trace
0x7	CORE_DEBUG	_QUEUE_STAQMeSe status change
0x8	CORE_DEBUG	_COUNTER_ <b>SNARSHAT</b> les snapshot
0x9	CORE_DEBUG	_ADDRESS_TARIAGEs progression trace
0xA	CORE_DEBUG	_PAYLOAD_ <b>PRAGA</b> content trace
0xB-0xE	Reserved	Future expansion
0xF	CORE_DEBUG	_USER_DEFINGED defined debug

Memory Architecture and Packet Routing

Two-Tier Memory Architecture

# Local Error/Interrupt Memory

Characteristic	Description
Storage Types	Error Packets (Type 0x0) and
	Timeout Packets (Type 0x3)
Access Method	Immediate CPU access without
	memory subsystem delays
Capacity	Large enough to prevent overflow
	during error bursts
Priority	Critical events requiring
	immediate attention
Indexing	Fast search and retrieval
5	mechanisms

### Configurable External Memory

Characteristic	Description
Storage Types	Performance, Completion,
	Threshold, Debug packets
Access Method	Base and limit registers define
	memory regions
Capacity	Bulk storage for non-critical events
DMA Support	Can be accessed via DMA for
	efficient transfer
Time Stamping	32-bit timestamp appended when routing externally

# Routing Configuration

### Base and Limit Registers

Register Set	Purpose	Configuration
Completion Config	Type 0x1 routing	base_addr, limit_addr, enable, priority
Threshold Config	Type 0x2 routing	base_addr, limit_addr, enable, priority
Performance Config	Type 0x4 routing	base_addr, limit_addr, enable, priority
Debug Config	Type 0xF routing	base_addr, limit_addr, enable, priority

### Routing Decision Logic

Packet Type	Destination	Address Calculation
Error (0x0) Timeout (0x3) Completion (0x1)	Local Memory Local Memory External Memory	local_error_write_pointer local_error_write_pointer completion_config.base_addr
Performance (0x4)	External Memory	+ offset performance_config.base_addr + offset
Debug (0xF)	External Memory	debug_config.base_addr + offset

### Address Space Management

#### Memory Layout Example

Address Range	Usage	Description
0x1000_0000 -	Local Error	Immediate access storage
$0 \mathrm{x} 1000 \mathrm{\_FFFF}$	Memory	
0x2000_0000 -	Performance	External bulk storage
$0 \text{x} 2001 \text{\_FFFF}$	Packets	
0x2010_0000 -	Completion	External bulk storage
$0 \times 2011 \_FFFF$	Packets	
$0x2020\_0000$ -	Debug Packets	External bulk storage
$0 \times 202 F\_FFFF$		

#### Transaction State and Bus Transaction Structure

#### **Transaction State Enumeration**

State	Value	Description	Usage
TRANS_	<b>EMPTY</b> 000	Unused entry	Available slot
$TRANS_{\perp}$	_ADDR <u>`b</u> (PHASE	Address phase active (AXI)	Initial phase
		/ Packet sent (Network) /	
		Setup phase (APB)	
$TRANS_{-}$	_DATA3 <u>'b</u> PHASE	Data phase active (AXI) /	Data transfer
		Waiting for ACK (Network)	
		/ Access phase (APB)	
$TRANS_{-}$	_RESP <u>3'b</u> PHASE	Response phase active	Response
		(AXI) / ACK received	handling
		(Network) / Enable phase	
		(APB)	

State	Value	Description	Usage
TRANS	_СОМ₽ЬЕТЕ	Transaction complete	Successful completion
TRANS_	_ <b>ERROR</b> 101	Transaction has error	Error condition
TRANS_	_ORPHANED	Orphaned transaction	Missing components
TRANS	_CREDINI11STALL	Credit stall (Network only)	Network- specific stall

#### **Enhanced Transaction Structure**

Field	Width	Description	Protocol Usage
valid	1	Entry is valid	All protocol's
protocol	3	Protocol type	All protocols
		(AXI/Network/APB/A	ARB/CORE)
state	3	Transaction state	All protocols
$\operatorname{id}$	32	Transaction ID (AXI)	All protocols
		/ Sequence (Network) / PSEL encoding (APB)	
addr	64	Transaction address / Channel addr / PADDR	All protocols
len	8	Burst length (AXI) / Packet count (Network) / Always 0 (APB)	AXI, Network
size	3	Access size (AXI) / Reserved (Network) / Transfer size (APB)	AXI, APB
burst	2	Burst type (AXI) / Payload type (Network) / PPROT[1:0] (APB)	All protocols

# Phase Completion Flags

Flag	Description	Protocol Usage	
$\overline{\mathrm{cmd}}_{\mathrm{r}}$	eceivedAddress phase received / Packet sent / Setup phase	All protocols	

Flag	Description	Protocol Usage
data_star	ted Data phase started / ACK	All protocols
data_com	expected / Access phase pleted ta phase completed / ACK received / Enable	All protocols
resp_rece	phase ivedResponse received / Final ACK / PREADY asserted	All protocols

# Protocol-Specific Tracking Fields

Field	Width	Description	Protocol
channel	6	Channel ID (AXI ID / Network channel / PSEL bit position)	All protocols
eos_seen	1	EOS marker seen	Network only
parity_error	1	Parity error detected	Network only
$credit\_at\_st$	a <b>ß</b> t	Credits available at start	Network only
$retry\_count$	3	Number of retries	Network only
$\operatorname{desc\_addr\_n}$	natch	Descriptor address	AXI only
		match detected	
data_addr_r	natch	Data address match	AXI only
		detected	
$apb\_phase$	2	Current APB phase	APB only
pslverr_seen	1	PSLVERR detected	APB only
$pprot\_value$	3	PPROT value	APB only
$pstrb\_value$	4	PSTRB value for writes	APB only
arb_grant_ic	18	Current grant ID	ARB only
$arb\_weight$	8	Current weight value	ARB only
core_fsm_sta	a <b>t</b> e	Current CORE FSM	CORE only
		state	
core_channel	<u>_6</u> id	CORE channel identifier	CORE only

### **APB** Transaction Phases

Phase	Value	Description
APB_PHASE_IDLE	2'b00	Bus idle
APB_PHASE_SETUP	2'b01	Setup phase (PSEL asserted)
APB_PHASE_ACCESS	2'b10	Access phase (PENABLE asserted)
APB_PHASE_ENABLE	2'b11	Enable phase (waiting for PREADY)

# **APB Protection Types**

Protection	Value	Description
APB_PROT_NORMAL APB_PROT_PRIVILEGED APB_PROT_SECURE	3'b001	Normal access Privileged access Secure access
APB_PROT_INSTRUCTION		

# Network Payload Types

Payload	Value	Description
NETWORK_PAYLOAD_CONFIG	2'b00	CONFIG_PKT
NETWORK_PAYLOAD_TS	2'b01	$TS\_PKT$
NETWORK_PAYLOAD_RDA	2'b10	RDA_PKT
NETWORK_PAYLOAD_RAW	2'b11	$RAW\_PKT$

# Network ACK Types

ACK Type	Value	Description
NETWORK_ACK_STOP	2'b00	MSAP_STOP
NETWORK_ACK_START	2'b01	MSAP_START
NETWORK_ACK_CREDIT_ON	2'b10	MSAP_CREDIT_ON
NETWORK_ACK_STOP_AT_EOS	2'b11	MSAP_STOP_AT_EOS

# ARB State Types

State	Value	Description
ARB_STATE_IDLE	3'b000	Idle state
ARB_STATE_ARBITRATE	3'b001	Performing arbitration
$ARB\_STATE\_GRANT$	3'b010	Grant issued, waiting for ACK
ARB_STATE_BLOCKED	3'b011	Arbitration blocked
ARB_STATE_WEIGHT_UPD	3'b100	Weight update in progress
ARB_STATE_ERROR	3'b101	Error state

# CORE State Types

State	Value	Description
CORE_STATE_IDLE	3'b000	Idle state
CORE_STATE_DESC_FETCH	3'b001	Fetching descriptor

State	Value	Description
CORE_STATE_FLAG_CHECK	3'b010	Checking flag condition
CORE_STATE_PROGRAM_WRITE	3'b011	Writing program
CORE_STATE_DATA_TRANSFER	3'b100	Transferring data
CORE_STATE_CREDIT_WAIT	3'b101	Waiting for credits
CORE_STATE_ERROR	3'b110	Error state

# Configuration and Control

### Monitor Configuration Registers

### **Global Configuration**

Field	Width	Description
monitor_enable	1	Global monitor enable
error_local_enable	1	Enable local error storage
$external\_route\_enable$	1	Enable external routing
unit_id	4	Unit identifier
agent_id	8	Agent identifier
packet_type_enables	16	Per-type enable bits

### Packet Type Enable Mapping

Bit	Enable	Description
0	PKT_ENABLE_ERROR	Enable error packets
1	PKT_ENABLE_COMPLETION	Enable completion packets
2	PKT_ENABLE_THRESHOLD	Enable threshold packets
3	PKT_ENABLE_TIMEOUT	Enable timeout packets
4	PKT_ENABLE_PERF	Enable performance packets
5	PKT_ENABLE_CREDIT	Enable credit packets (Network)
6	PKT_ENABLE_CHANNEL	Enable channel packets (Network)
7	PKT_ENABLE_STREAM	Enable stream packets (Network)
8	PKT_ENABLE_ADDR_MATCH	Enable address match (AXI)
9	PKT_ENABLE_APB	Enable APB packets
15	PKT_ENABLE_DEBUG	Enable debug packets

### **Protocol-Specific Configuration**

# **AXI** Monitor Configuration

Field	Width	Description
active_trans_threshold	16	Active transaction threshold
latency_threshold	32	Latency threshold (cycles)
$\operatorname{addr\_timeout\_cnt}$	4	Address timeout count
${ m data\_timeout\_cnt}$	4	Data timeout count
$resp\_timeout\_cnt$	4	Response timeout count
$burst\_boundary\_check$	1	Enable burst boundary checking
$address\_match\_enable$	1	Enable address matching
$\operatorname{desc\_addr\_match\_base}$	64	Descriptor address match base
$\operatorname{desc\_addr\_match\_mask}$	64	Descriptor address match mask
$data\_addr\_match\_base$	64	Data address match base
$data\_addr\_match\_mask$	64	Data address match mask

# Network Monitor Configuration

Field	Width	Description
credit_low_threshold	8	Credit low threshold
$packet\_rate\_threshold$	16	Packet rate threshold
$\max\_route\_hops$	8	Maximum routing hops
${ m enable\_credit\_tracking}$	1	Enable credit tracking
$enable\_deadlock\_detect$	1	Enable deadlock detection
${ m deadlock\_timeout}$	4	Deadlock detection timeout

### **ARB** Monitor Configuration

Field	Width	Description
grant_timeout_cnt	16	Grant ACK timeout count
$fairness\_window$	32	Fairness analysis window
weight_update_enable	1	Enable weight tracking
$starvation\_threshold$	16	Starvation detection threshold
${\it efficiency\_threshold}$	8	Grant efficiency threshold

### **CORE** Monitor Configuration

Field	Width	Description
$\frac{1}{1}$ descriptor_timeout_cnt	16	Descriptor fetch timeout count
${ m flag\_retry\_limit}$	8	Maximum flag retry count
${ m credit\_low\_threshold}$	8	Credit low threshold
$processing\_timeout\_cnt$	32	Processing timeout count
$enable\_descriptor\_trace$	1	Enable descriptor content tracing

Field	Width	Description
enable_fsm_trace	1	Enable FSM state tracing

### Validation Requirements

#### Functional Validation

Validation Area	Requirements
Packet Format	Verify 64-bit packet structure and field encoding
Event Organization	Verify hierarchical event code organization
Protocol Isolation	Verify independent protocol event spaces
Routing Logic	Verify packet routing based on type and configuration
Memory Management	Verify local and external memory operations
Configuration	Verify register configuration and enable controls

#### Performance Validation

Validation Area	Requirements
Throughput	Verify monitor bus can handle peak event rates
Latency	Verify low-latency path for critical events
Memory Efficiency	Verify efficient memory usage patterns
Power Consumption	Verify power-efficient operation

# Error Handling Validation

Validation Area	Requirements
Error Injection	Verify error detection and reporting
Overflow Handling	Verify behavior when memories fill
Configuration Errors	Verify invalid configuration detection
Recovery Mechanisms	Verify error recovery procedures

# Usage Examples

### Creating Monitor Packets

Packet Type	Example Usage
AXI Error	Protocol=AXI, Type=Error,
	$Code=AXI\_ERR\_RESP\_SLVERR$
Network Credit	Protocol=Network, Type=Credit,
	Code=NETWORK_CREDIT_EXHAUSTED
APB Performance	Protocol=APB, Type=Performance,
	$Code = APB\_PERF\_TOTAL\_LATENCY$
ARB Threshold	Protocol=ARB, Type=Threshold,
	$Code=ARB\_THRESH\_FAIRNESS\_DEV$
CORE Completion	Protocol=CORE, Type=Completion,
	Code=CORE_COMPL_DESCRIPTOR_LOAD

# Packet Decoding

Decoding Step	Method
Extract Type	packet[63:60]
Extract Protocol	packet[59:57]
Extract Event Code	packet[56:53]
Extract Channel ID	packet[52:47]
Extract Event Data	packet[34:0]

### Monitor Bus Packet Helper Functions

### Packet Field Extraction

Function	Return Type	Description
	cype(pkht)gic [3:0]	Extract packet type [63:60]
	_ <b>type(p)ko)</b> ocol_type_t	Extract protocol [59:57]
get_event_co	ode(pkt)ogic [3:0]	Extract event code [56:53]
$get\_channel\_$	_id(pkt)ogic [5:0]	Extract channel ID [52:47]
get_unit_id(	<b>[pkt)</b> logic [3:0]	Extract unit ID [46:43]
get_agent_id	l(pkt) logic [7:0]	Extract agent ID [42:35]
$get\_event\_ds$	ata(pkt)ogic [34:0]	Extract event data [34:0]

### **Packet Creation Function**

Function	Parameters	Description		
create_monitor	packeat(ettype, protocol, eventcode, channelid, unitid, agentid, eventdata	Create complete 64-bit packet		

#### **Event Code Creation Functions**

Function	Parameter	Description
create_axi_	_error_event()error_code_t	Create AXI error event code
	_timeout_aexientt(n)eout_code_t	Create AXI timeout event
		code
$create\_axi$	_completionxi_evenutl@tion_code_t	Create AXI completion
		event code
create_axi_	_thresholdaxevelmte(s)hold_code_t	Create AXI threshold event
		code
create_axi_	_ <b>performancie_perfent(a</b> nce_code_t	
, .	11 (11 (0))	event code
create_axi_	_addr_match_addent().tch_code_t	
anosto svi	_debug_evant()ebug_code_t	event code Create AXI debug event
create_axi_	_debug_evantuebug_code_t	code
create anh	<b>errorevent_()</b> errorcodet	Create APB error event
create_aps	<u>error_e kqm_o</u> rror_eode_e	code
create apb	timeout_aptrentt@eout_code_t	Create APB timeout event
<b>-------</b>		code
create_apb	completiopplo_eventletion_code_t	Create APB completion
		event code
create_net	work_erronetevækt@rror_code_t	Create Network error event
		code
create_net	worktimeouttvouevetitt(e)out_code_t	
		event code
create_net	work_completion_exente(t)ion_code	_
	1 1.4	event code
create_net	work_credittvextent(r)edit_code_t	Create Network credit event code
anosto not	work_chameelvorlverht(n)nel_code_t	
create_net	work_cnameewoeweunaumer_code_t	event code
create net	work_streamtworkenst()am_code_t	Create Network stream
21 2402_1100	TOTAL SOI CHRIETY OF INCIDENT FROM COULD	event code
create arb	errorevent()error_code_t	Create ARB error event
		code
create_arb	timeout_actventt(n)eout_code_t	Create ARB timeout event
	_	code

Function	Parameter	Description
create_arb_	completion_eventletion_code_t	Create ARB completion event code
create_arb_	threshold <u>rlev</u> elnte(s)hold_code_t	Create ARB threshold event code
create_arb_j	performænde_pemfent(a)nce_code_t	Create ARB performance event code
create_arb_e	debug_exehnt(lebug_code_t	Create ARB debug event code
create_core_	_errorevent_()*rrorcodet	Create CORE error event code
create_core_	_timeout_coeve_min(n)eout_code_t	Create CORE timeout event code
create_core_	_completione_eventl()ion_code_t	Create CORE completion event code
create_core_	_thresholdbreevelnt()hold_code_t	Create CORE threshold event code
create_core_	_performance_perfont(a)nce_code_	tCreate CORE performance event code
create_core_	_debugevent(l)ebug_code_t	Create CORE debug event code

#### Validation Functions

Function	Parameters	Description		
is_valid_event_for_practicet_tytype(n)otocol, event_code		Validate event code for packet type and protocol		

# String Functions for Debugging

Function	Parameter	Description			
get_axi_error_	name(t)xi_error_code_t	Get human-readable AXI			
get_arb_error_	name(i)b_error_code_t	error name Get human-readable ARB			
get_core_error_	_name(ne_error_code_t	Get human-readable CORE			
get_packet_typ get_protocol_na	e_naingi() [3:0] ame()protocol_type_t	error name Get packet type name string Get protocol name string			
get_event_nam	e() packet_type, protocol, event_code	Get comprehensive event name			

### Debug and Monitoring Signals

#### **Essential Debug Signals**

Width	Purpose
$32 \ge 16$	Packet count per type
$32 \times 5$	Packet count per protocol
32	Total error packet count
16	Local memory usage level
16	External memory usage level
	32 x 16 32 x 5 32 16

#### **Performance Counters**

Counter	Width	Purpose
total_packets_processed	32	Total packets processed
$packets\_dropped$	32	Packets dropped due to overflow
$routing\_errors$	32	Routing configuration errors
$memory\_full\_events$	32	Memory full occurrences

#### **Protocol Coverage Summary**

#### Complete Protocol Event Matrix

							Protocol-	
Protocol	Error	Timeout	Completio	nThreshold	Performance	e Debug	Specific	
AXI	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	AddrMatch	
	16	16	16	16	16	16	[PASS] 16	
Networl	k[PASS]	[PASS]	[PASS]	[FAIL]	[FAIL] 0	[FAIL]	Credit/Chan	nel/Stream
	16	16	16	0		0	[PASS] 48	
APB	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	None	
	16	16	16	16	16	16		
ARB	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	None	
	16	16	16	16	16	16		
CORE	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	[PASS]	None	
	16	16	16	16	16	16		

Total Event Codes: 544 defined across all protocols and packet types.

# Chapter 4: Programming Models

### Programming

TBD ## Chapter 5: Registers