

# Table of Contents

## Pic 8259 Index

**Generated:** 2025-12-07

## APB PIC 8259 Specification - Table of Contents

**Component:** APB 8259A-Compatible Programmable Interrupt Controller

**Version:** 1.0 **Last Updated:** 2025-12-01 **Status:** Production Ready

---

## Document Organization

### Chapter 1: Overview

- [01\\_overview.md](#) - Component overview
- [02\\_architecture.md](#) - Architecture

### Chapter 2: Blocks

- [00\\_overview.md](#) - Block hierarchy

### Chapter 3: Interfaces

- [00\\_overview.md](#) - Interface summary


### Chapter 4: Programming Model

- [00\\_overview.md](#) - Programming overview

### Chapter 5: Registers

- [01\\_register\\_map.md](#) - Register map
-

## Block Diagram



PIC 8259 Block Diagram

---

## Version History

Version	Date	Author	Changes
1.0	2025-12-01	RTL Design Sherpa	Initial specification

## APB PIC 8259 - Overview

### Introduction

The APB PIC 8259 is an 8259A-compatible Programmable Interrupt Controller with an APB interface. It provides interrupt management for legacy PC-compatible systems.


### Key Features

- 8 interrupt inputs per controller
- Master/Slave cascade support
- Programmable priority modes
- Edge or level triggering
- Automatic EOI option
- Interrupt masking
- Polling mode support
- Special fully nested mode

### Applications

- PC-compatible interrupt management
- Legacy device support
- x86 system integration

## Block Diagram




*PIC 8259 Block Diagram*

## Timing Diagrams

### Interrupt Request

Shows an IRQ input assertion triggering the interrupt process.




*PIC Interrupt Request*

When an IR pin asserts, the corresponding IRR bit is set. The priority resolver selects the highest priority unmasked interrupt and asserts INT to the CPU.

### Interrupt Acknowledge Sequence

The two-pulse INTA sequence from CPU to PIC.




*PIC Interrupt Acknowledge*

On the first INTA pulse, priority is frozen and IRR transfers to ISR. On the second INTA pulse, the PIC outputs the interrupt vector (base + IR number) on the data bus.

## End-of-Interrupt (EOI)

Software clears the in-service bit with an EOI command.




## PIC EOI

Non-specific EOI (0x20) clears the highest priority ISR bit. Specific EOI (0x60-0x67) clears a designated IR.

## Cascade Mode

Master-slave configuration for 15 IRQ sources.




## PIC Cascade

Slave INT connects to master IR2. During INTA, master outputs cascade select (CAS) lines. Slave with matching ID provides the interrupt vector.

## Priority Rotation

Automatic priority rotation for equal-service scheduling.



## PIC Priority Rotation

Rotate-on-EOI (0xA0) makes the just-serviced IR the lowest priority, implementing round-robin scheduling among interrupt sources.

## Register Summary

Offset	A0	Read	Write
0x00	0	IRR/ISR	ICW1/OCW2/ OCW3
0x04	1	IMR	ICW2/ICW3/ ICW4/OCW1

## Interrupt Priority

IRQ	Default Priority
IR0	Highest (0)
IR1	1
IR2	2 (cascade in master)
IR3	3
IR4	4
IR5	5
IR6	6
IR7	Lowest (7)

## Priority Modes

- **Fixed Priority:** IR0 highest, IR7 lowest
- **Rotating Priority:** Lowest priority rotates after EOI
- **Specific Priority:** Programmable lowest priority

---

Next: [02\\_architecture.md](#)

## APB PIC 8259 - Register Map

### Register Access

Offset	A0	Read	Write
0x00	0	IRR/ISR (OCW3 select)	ICW1 / OCW2 / OCW3
0x04	1	IMR	ICW2 / ICW3 /

Offset	A0	Read	Write	
		ICW4 / OCW1		

## Initialization Command Words (ICW)

### ICW1 (Address 0x00, Write)

Bit	Name	Description
0	IC4	ICW4 needed
1	SNGL	Single mode (no cascade)
2	ADI	Call address interval
3	LTIM	Level triggered mode
4	1	Must be 1 (identifies ICW1)
7:5	A7-A5	Interrupt vector address (MCS-80)

### ICW2 (Address 0x04, Write after ICW1)

Bits	Name	Description
7:3	T7-T3	Interrupt vector base address
2:0	A10-A8	Address bits (MCS-80 only)

### ICW3 (Address 0x04, Write if cascade)

**Master:** | Bits | Description | |——|———| | 7:0 | S7-S0: 1=slave on IR[n] |

**Slave:** | Bits | Description | |——|———| | 2:0 | Slave ID (0-7) |

### ICW4 (Address 0x04, Write if IC4=1)

Bit	Name	Description
0	uPM	1=8086 mode, 0=MCS-80
1	AEOI	Auto EOI mode
2	M/S	Master(1)/Slave(0)

Bit	Name	Description
		buffer
3	BUF	Buffered mode
4	SFNM	Special fully nested mode

## Operation Command Words (OCW)

### OCW1 - IMR (Address 0x04)

Bits	Description
7:0	Interrupt mask (1=masked)

### OCW2 (Address 0x00)

Bits	Name	Description
2:0	L2-L0	IR level for specific EOI
4:3	00	OCW2 identifier
7:5	R,SL,EOI	EOI command type

**EOI Commands:** | R | SL | EOI | Command | |—|—|—|——| | 0 | 0 | 1 |  
 Non-specific EOI | | 0 | 1 | 1 | Specific EOI | | 1 | 0 | 1 | Rotate on non-specific  
 EOI | | 1 | 1 | 1 | Rotate on specific EOI | | 1 | 0 | 0 | Set priority (L=lowest) | | 1  
 | 1 | 0 | Rotate on auto EOI (set) | | 0 | 0 | 0 | Rotate on auto EOI (clear) |

### OCW3 (Address 0x00)

Bits	Name	Description
1:0	RIS,RR	Read register select
2	P	Poll command
4:3	01	OCW3 identifier
6:5	ESMM,SMM	Special mask mode

## Internal Registers

### IRR (Interrupt Request Register)

Bits set when interrupt requested, cleared when acknowledged.

## **ISR (In-Service Register)**

Bits set when interrupt acknowledged, cleared by EOI.

## **IMR (Interrupt Mask Register)**

1 = Interrupt masked (disabled).

---

**Back to:** [PIC 8259 Specification Index](#)