




RTL Design Sherpa

RTL AMBA APB5 Module Reference — Rev 0.90

July 2026

Table of Contents

1 APB5 (Advanced Peripheral Bus - AMBA 5) Modules.....	12
1.1 Overview.....	12
1.2 AMBA4 vs AMBA5 Comparison.....	12
1.3 Module Categories.....	13
1.3.1 Core Protocol Components.....	13
1.3.2 Clock-Gated Variants.....	13
1.3.3 Testbench Utilities.....	14
1.3.4 Interconnect.....	14
1.4 Key Features.....	14
1.4.1 APB5 Protocol Support.....	14
1.4.2 Clock Domain Crossing.....	15
1.4.3 Power Management.....	15
1.4.4 Monitoring and Debug.....	15
1.5 Quick Start.....	15
1.5.1 Using APB5 Master.....	15
1.5.2 Using APB5 Slave.....	17
1.6 Testing.....	18
1.7 Protocol Details.....	18
1.7.1 APB5 Transfer Phases.....	18
1.7.2 APB5 Signal Descriptions.....	19
1.7.3 Optional Parity Signals.....	20
1.8 Design Notes.....	20

1.8.1 Command/Response Architecture.....	20
1.8.2 Migration from APB4.....	20
1.9 Related Documentation.....	21
1.10 References.....	21
1.10.1 Specifications.....	21
1.10.2 Source Code.....	21
1.11 Navigation.....	21
2 APB5 Master.....	21
2.1 Overview.....	22
2.1.1 Key Features.....	22
2.1.2 APB5 Extensions.....	24
2.2 Parameters.....	24
2.2.1 Derived Parameters (do not override).....	26
2.3 Ports.....	26
2.3.1 Clock and Reset.....	26
2.3.2 APB5 Master Interface.....	26
2.3.3 Parity Signals (Optional).....	27
2.3.4 Command Interface.....	28
2.3.5 Response Interface.....	28
2.3.6 Status Outputs.....	29
2.4 Timing Characteristics.....	29
2.4.1 Basic Write Transaction.....	29
2.4.2 Basic Read Transaction.....	30
2.4.3 Wake-up Signal Handling.....	30

2.5 Usage Examples.....	31
2.6 Design Notes.....	32
2.6.1 APB5 vs APB4 Differences.....	32
2.6.2 FIFO Sizing.....	33
2.6.3 Parity Implementation.....	33
2.7 Related Modules.....	34
2.8 Testing.....	34
2.9 Navigation.....	34
3 APB5 Master (Clock-Gated).....	34
3.1 Overview.....	34
3.1.1 Key Features.....	34
3.2 Parameters.....	35
3.3 Ports.....	36
3.3.1 Additional Parameters.....	38
3.3.2 Derived Parameters (do not override).....	39
3.3.3 Additional Ports.....	39
3.3.4 Clock Gating Configuration.....	39
3.3.5 Clock Gating Status.....	40
3.3.6 Clock Gating Behavior.....	40
3.3.7 Activity Detection and Wake-up Latency.....	40
3.3.8 Timing.....	41
3.4 Usage Examples.....	41
3.5 Design Notes.....	42
3.5.1 Power Savings.....	42

3.6 Related Modules.....	43
3.7 Testing.....	43
3.8 Navigation.....	43
4 APB5 Master Stub.....	43
4.1 Overview.....	43
4.1.1 Key Features.....	43
4.1.2 Packet Formats.....	44
4.1.3 Transaction Flow.....	45
4.1.4 Timing.....	45
4.1.5 Derived Parameters (do not override).....	46
4.2 Ports.....	47
4.2.1 Clock and Reset.....	47
4.2.2 APB5 Master Interface.....	47
4.2.3 Parity Signals (Optional).....	48
4.2.4 Command Packet Interface.....	49
4.2.5 Response Packet Interface.....	49
4.2.6 Status Outputs.....	49
4.3 Timing Characteristics.....	49
4.4 Usage Examples.....	50
4.5 Design Notes.....	51
4.5.1 First/Last Markers.....	51
4.5.2 Internal Architecture.....	52
4.6 Related Modules.....	52
4.7 Testing.....	52

4.8 Navigation.....	52
5 APB5 Monitor.....	52
5.1 Overview.....	52
5.1.1 Key Features.....	52
5.1.2 Not Implemented.....	53
5.1.3 Monitor Packet Format.....	54
5.1.4 128-bit Packet Structure.....	54
5.1.5 Packet Types.....	55
5.1.6 Event Edge Detection.....	56
5.1.7 APB5-Specific Event Codes.....	56
5.1.8 Event Priority.....	57
5.1.9 Wake-up Monitoring.....	58
5.1.10 Wake-up Timeout.....	58
5.1.11 Derived Parameters (do not override).....	59
5.2 Ports.....	60
5.2.1 Clock and Reset.....	60
5.2.2 Command Interface Monitoring.....	60
5.2.3 Response Interface Monitoring.....	60
5.2.4 APB5 Extension Monitoring.....	61
5.2.5 Configuration Inputs.....	61
5.2.6 Address-Range Checker Configuration.....	62
5.2.7 Monitor Bus Output.....	63
5.2.8 Status Outputs.....	63
5.3 Timing Characteristics.....	64

5.4 Usage Examples.....	64
5.5 Design Notes.....	66
5.5.1 Transaction Table.....	66
5.5.2 Internal FIFOs.....	66
5.5.3 Configuration Guidelines.....	66
5.5.4 Recommended Configurations.....	66
5.6 Related Modules.....	67
5.7 Testing.....	67
5.8 Navigation.....	67
6 APB5 Slave.....	67
6.1 Overview.....	67
6.1.1 Key Features.....	67
6.1.2 APB5 Slave Protocol.....	70
6.2 Parameters.....	70
6.2.1 Derived Parameters (do not override).....	71
6.3 Ports.....	72
6.3.1 Clock and Reset.....	72
6.3.2 APB5 Slave Interface.....	72
6.3.3 Parity Signals (Optional).....	73
6.3.4 Command Interface (to backend).....	73
6.3.5 Response Interface (from backend).....	74
6.3.6 Wake-up Control.....	74
6.3.7 Status Outputs.....	75
6.4 Timing Characteristics.....	75

6.4.1 Write Transaction with Wait States.....	75
6.4.2 Read Transaction.....	75
6.4.3 Wake-up Signaling.....	76
6.5 Usage Examples.....	76
6.6 Design Notes.....	77
6.6.1 Backpressure Handling.....	77
6.6.2 User Signal Propagation.....	77
6.6.3 Wake-up Generation.....	78
6.6.4 Parity Implementation.....	78
6.7 Related Modules.....	79
6.8 Testing.....	79
6.9 Navigation.....	79
7 apb5_slave_cdc.....	79
7.1 Overview.....	79
7.1.1 Key Features.....	79
7.2 Parameters.....	80
7.2.1 Derived Parameters (do not override).....	81
7.3 Ports.....	81
7.3.1 Clock and Reset.....	81
7.3.2 APB5 Slave Interface.....	82
7.3.3 Backend Interface.....	82
7.4 Functional Description.....	82
7.4.1 CDC FIFO Pointer Encoding.....	83
7.4.2 Reset Synchronization.....	84

7.5 Timing Characteristics.....	85
7.5.1 Latency.....	85
7.5.2 Timing Considerations.....	85
7.6 Usage Examples.....	86
7.7 Design Notes.....	87
7.7.1 FIFO Depth Sizing.....	87
7.8 Related Modules.....	87
7.9 Testing.....	87
7.10 Navigation.....	87
8 apb5_slave_cdc_cg.....	87
8.1 Overview.....	88
8.1.1 Key Features.....	88
8.2 Parameters.....	88
8.2.1 Derived Parameters (do not override).....	89
8.3 Ports.....	90
8.3.1 Clock and Reset.....	90
8.3.2 Clock Gating Configuration.....	90
8.3.3 APB5 Slave Interface.....	90
8.3.4 Backend Interface.....	90
8.3.5 Status Outputs.....	90
8.4 Functional Description.....	91
8.5 Timing Characteristics.....	92
8.5.1 Timing Considerations.....	92
8.6 Usage Examples.....	93

8.7 Design Notes.....	94
8.7.1 Power and Latency Trade-offs.....	94
8.7.2 Reset Considerations.....	95
8.8 Related Modules.....	96
8.9 Testing.....	96
8.10 Navigation.....	96
9 APB5 Slave (Clock-Gated).....	96
9.1 Overview.....	96
9.1.1 Key Features.....	96
9.2 Parameters.....	97
9.3 Ports.....	97
9.3.1 Additional Parameters.....	100
9.3.2 Derived Parameters (do not override).....	101
9.3.3 Additional Ports.....	101
9.3.4 Clock Gating Configuration.....	101
9.3.5 Clock Gating Status.....	102
9.3.6 Clock Gating Behavior.....	102
9.3.7 Wake-up Trigger.....	102
9.4 Usage Examples.....	103
9.5 Design Notes.....	103
9.6 Related Modules.....	104
9.7 Testing.....	104
9.8 Navigation.....	104
10 APB5 Slave Stub.....	104

10.1 Overview.....	104
10.1.1 Key Features.....	105
10.1.2 Packet Formats.....	105
10.1.3 Command Packet Structure.....	105
10.1.4 Response Packet Structure.....	106
10.1.5 State Descriptions.....	106
10.1.6 Transaction Flow.....	107
10.1.7 Timing.....	107
10.1.8 Derived Parameters (do not override).....	108
10.2 Ports.....	109
10.2.1 Clock and Reset.....	109
10.2.2 APB5 Slave Interface.....	109
10.2.3 Parity Signals (Optional).....	110
10.2.4 Command Packet Interface.....	111
10.2.5 Response Packet Interface.....	111
10.2.6 Control and Status.....	111
10.3 Timing Characteristics.....	111
10.4 Usage Examples.....	112
10.5 Design Notes.....	113
10.5.1 Skid Buffers.....	113
10.5.2 Parity Implementation.....	113
10.5.3 Wake-up Handling.....	114
10.6 Related Modules.....	114
10.7 Testing.....	114

1 APB5 (Advanced Peripheral Bus - AMBA 5) Modules

Location: rtl/amba/apb5/ **Test Location:** val/amba/ **Status:** Production Ready

1.1 Overview

The APB5 subsystem provides a complete implementation of the ARM AMBA 5 APB (Advanced Peripheral Bus) protocol, including masters, slaves, monitors, clock domain crossing, and testbench utilities.

APB5 extends APB4 with enhanced features for modern SoC designs while maintaining backward compatibility. The simple two-cycle handshake protocol is preserved, with additional signals for improved security, wake-up signaling, and error handling.

1.2 AMBA4 vs AMBA5 Comparison

The table below compares the APB4 and APB5 protocol definitions, and states what this RTL release actually implements. Optional APB5 features that are not implemented are simply absent from the module port lists – there are no tie-off ports to connect.

Feature	APB4	APB5	Implemented here
Basic Protocol	Two-phase handshake	Two-phase handshake	Yes
Protection	PPROT[2:0]	PPROT[2:0] + PNSE	PPROT only – no PNSE port
Wake-up	Not supported	PWAKEUP signal	Yes
User Signals	Not supported	PAUSER, PWUSER, PRUSER, PBUSER	Yes
Atomic Operations	Not supported	PEXCL, PEXOKAY	No – not in this release

Feature	APB4	APB5	Implemented here
Parity	Not supported	Optional signal parity	Yes (ENABLE_PARITY)
Error Response	PSLVERR	PSLVERR (enhanced semantics)	Yes

1.3 Module Categories

1.3.1 Core Protocol Components

Module	Description	Documentation	Status
apb5_master	Full-featured APB5 master with command/response interface	apb5_master.md	Documented
apb5_slave	Complete APB5 slave with buffered cmd/rsp interface	apb5_slave.md	Documented
apb5_slave_cdc	APB5 slave with clock domain crossing support	apb5_slave_cdc.md	Documented
apb5_monitor	Transaction monitoring with 128-bit monitor bus packet + 64-bit side-band timestamp	apb5_monitor.md	Documented

1.3.2 Clock-Gated Variants

Module	Description	Documentation	Status
apb5_master_cg	APB5 master with integrated clock gating	apb5_master_cg.md	Documented
apb5_slave_cg	APB5 slave with integrated clock	apb5_slave_cg.md	Documented

Module	Description	Documentation	Status
apb5_slave_cdc_cg	gating APB5 slave CDC with integrated clock gating	apb5_slave_cdc_cg.md	Documented

1.3.3 Testbench Utilities

Module	Description	Documentation	Status
apb5_master_stub	Lightweight APB5 master for testbench integration	apb5_master_stub.md	Documented
apb5_slave_stub	Lightweight APB5 slave for testbench integration	apb5_slave_stub.md	Documented

1.3.4 Interconnect

Module	Description	Documentation	Status
apbx_xbar	APB crossbar family; any port may be APB5, and APB4/APB5 may be mixed on one fabric	../apbx/README.md	Documented

The crossbar is documented in its own [apbx/](#) area rather than here, because it is not an APB5-only block — the same RTL covers APB4, APB5, and mixed configurations. An APB5 port on the crossbar instantiates the `apb5_master` / `apb5_slave` boundary IP listed above.

1.4 Key Features

1.4.1 APB5 Protocol Support

- **PSTRB Support:** Byte-lane strobes for partial writes
- **PPROT Support:** Protection attributes for security-aware systems
- **PWAKEUP Support:** Low-power wake-up signaling
- **User Signals:** PAUSER, PWUSER, PRUSER, PBUSER for sideband data
- **Optional Parity:** Per-byte data parity plus address and control parity (ENABLE_PARITY)

Not implemented in this release: PNSE (Non-secure extension) and the PEXCL/PEXOKAY exclusive-access pair. No module in rtl/amba/apb5/ declares these ports.

1.4.2 Clock Domain Crossing

- **Dual-Clock Operation:** APB (pclk) and backend (aclk) domains
- **Safe CDC:** Proper handshake-based clock domain crossing
- **Independent Frequencies:** Backend can run faster or slower than APB

1.4.3 Power Management

- **Clock Gating:** Per-module clock gating for power reduction
- **Wake-up Signaling:** PWAKEUP for low-power state exit
- **Idle Detection:** Automatic clock gate when bus is idle

1.4.4 Monitoring and Debug

- **Transaction Monitoring:** Real-time protocol monitoring
 - **64-bit Monitor Bus:** Standardized packet format (monbus_packet[63:0], no side-band timestamp)
 - **Error Detection:** Protocol violations, timeout detection
 - **Performance Tracking:** Transaction counting, latency measurement
-

1.5 Quick Start

1.5.1 Using APB5 Master

```
apb5_master #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .CMD_DEPTH (6),           // command FIFO entries: 2..8 inclusive (any
integer)
    .RSP_DEPTH (6)           // response FIFO entries: 2..8 inclusive (any
integer)
) u_apb5_master (
    .pclk          (clk),
    .presetn       (resetsn),

    // Command interface
    .cmd_valid      (cmd_valid),
    .cmd_ready      (cmd_ready),
    .cmd_pwrite     (cmd_pwrite),
    .cmd_paddr      (cmd_paddr),
    .cmd_pwdata     (cmd_pwdata),
```

```

.cmd_pstrb      (cmd_pstrb),
.cmd_pprot      (cmd_pprot),
.cmd_pauser     (cmd_pauser),
.cmd_pwuser     (cmd_pwuser),

// Response interface
.rsp_valid      (rsp_valid),
.rsp_ready      (rsp_ready),
.rsp_prdata     (rsp_prdata),
.rsp_pslverr    (rsp_pslverr),
.rsp_pwakeups   (rsp_pwakeups),
.rsp_pruser     (rsp_pruser),
.rsp_pbuser     (rsp_pbuser),

// APB5 master interface
.m_apb_PSEL     (psel),
.m_apb_PENABLE  (penable),
.m_apb_PREADY   (pready),
.m_apb_PADDR    (paddr),
.m_apb_PWRITE   (pwrite),
.m_apb_PWDATA   (pwwdata),
.m_apb_PSTRB    (pstrb),
.m_apb_PPROT    (pprot),
.m_apb_PAUSER   (pauser),
.m_apb_PWUSER   (pwuser),
.m_apb_PRDATA   (prdata),
.m_apb_PSLVERR  (pslverr),
.m_apb_PWAKEUP  (pwakeup), // input: driven by the slave
.m_apb_PRUSER   (pruser),
.m_apb_PBUSER   (pbuser),

// Parity (tie off / leave open when ENABLE_PARITY=0)
.m_apb_PWDATAPARITY  (),
.m_apb_PADDRPARITY   (),
.m_apb_PCTRLPARITY   (),
.m_apb_PRDATAPARITY  ('0'),
.m_apb_PREADYPARITY  (1'b0),
.m_apb_PSLVERRPARITY (1'b0),
.parity_error_rdata  (),
.parity_error_ctrl   (),

// Status
.wakeup_pending (wakeup_pending)
);

```


1.5.2 Using APB5 Slave

```
apb5_slave #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .DEPTH(2)
) u_apb5_slave (
    .pclk          (clk),
    .presetn       (resetn),

    // APB5 slave interface
    .s_apb_PSEL    (psel),
    .s_apb_PENABLE (penable),
    .s_apb_PREADY  (pready),
    .s_apb_PADDR   (paddr),
    .s_apb_PWRITE  (pwrite),
    .s_apb_PWDATA  (pwwdata),
    .s_apb_PSTRB   (pstrb),
    .s_apb_PPROT   (pprot),
    .s_apb_PAUSER  (pauser),
    .s_apb_PWUSER  (pwuser),
    .s_apb_PRDATA  (prdata),
    .s_apb_PSLVERR (pslverr),
    .s_apb_PWAKEUP (pwakeup), // output: driven to the master
    .s_apb_PRUSER  (pruser),
    .s_apb_PBUSER  (pbuser),

    // Command interface
    .cmd_valid     (cmd_valid),
    .cmd_ready     (cmd_ready),
    .cmd_pwrite    (cmd_pwrite),
    .cmd_paddr     (cmd_paddr),
    .cmd_wwdata    (cmd_wwdata),
    .cmd_pstrb     (cmd_pstrb),
    .cmd_pprot     (cmd_pprot),
    .cmd_pauser    (cmd_pauser),
    .cmd_pwuser    (cmd_pwuser),

    // Response interface
    .rsp_valid     (rsp_valid),
    .rsp_ready     (rsp_ready),
    .rsp_prdata    (rsp_prdata),
    .rsp_pslverr   (rsp_pslverr),
    .rsp_pruser    (rsp_pruser),
    .rsp_pbuser    (rsp_pbuser),

    // Wake-up request from the backend (drives s_apb_PWAKEUP)
    .wakeup_request (wakeup_request),
```

```
// Parity (tie off / leave open when ENABLE_PARITY=0)
.s_apb_PWDATAPARITY ('0'),
.s_apb_PADDRPARITY  (1'b0),
.s_apb_PCTRLPARITY  (1'b0),
.s_apb_PRDATAPARITY (),
.s_apb_PREADYPARITY (),
.s_apb_PSLVERRPARITY (),
.parity_error_wdata (),
.parity_error_ctrl  ()
);
```

1.6 Testing

All APB5 modules are verified using CocoTB-based testbenches located in `val/amba/`:

Run all APB5 tests

```
pytest val/amba/test_apb5*.py -v
```

Run specific module tests

```
pytest val/amba/test_apb5_master.py -v
```

```
pytest val/amba/test_apb5_slave.py -v
```

```
pytest val/amba/test_apb5_slave_cdc.py -v
```

```
pytest val/amba/test_apb5_monitor.py -v
```

1.7 Protocol Details

1.7.1 APB5 Transfer Phases

APB5 uses the same two-phase protocol as APB4:

1. **SETUP Phase:** PSEL asserted, PENABLE low
 - Master presents address, control signals, and write data (if write)
 - Slave prepares for transfer
2. **ACCESS Phase:** PSEL and PENABLE both asserted
 - Slave completes transfer and asserts PREADY when ready
 - For reads, slave presents PRDATA
 - Slave may assert PSLVERR to signal error

1.7.2 APB5 Signal Descriptions

In this implementation the clock and reset ports are named `pclk` and `presetn`, and the bus signals are prefixed `m_apb_` on masters and `s_apb_` on slaves (for example `m_apb_PADDR`, `s_apb_PREADY`).

Signal	Direction	Description
<code>pclk</code>	Input	APB clock
<code>presetn</code>	Input	Active-low reset
<code>PSEL</code>	Master to Slave	Slave select
<code>PENABLE</code>	Master to Slave	Enable (ACCESS phase indicator)
<code>PREADY</code>	Slave to Master	Transfer complete
<code>PADDR</code>	Master to Slave	Address bus
<code>PWRITE</code>	Master to Slave	Write enable (1=write, 0=read)
<code>PWDATA</code>	Master to Slave	Write data
<code>PSTRB</code>	Master to Slave	Byte lane strobes
<code>PPROT</code>	Master to Slave	Protection attributes
<code>PWAKEUP</code>	Slave to Master	Wake-up signal (APB5) – see note below
<code>PAUSER</code>	Master to Slave	Address phase user signal (APB5)
<code>PWUSER</code>	Master to Slave	Write data user signal (APB5)
<code>PRDATA</code>	Slave to Master	Read data
<code>PSLVERR</code>	Slave to Master	Error response
<code>PRUSER</code>	Slave to Master	Read data user signal (APB5)
<code>PBUSER</code>	Slave to Master	Write response user signal (APB5)

PWAKEUP direction note: this suite implements PWAKEUP as a slave-to-master signal used by a peripheral to request that the master (and its power domain) stay awake. `apb5_slave` drives `s_apb_PWAKEUP` from its `wakeup_request` input and `apb5_master` consumes `m_apb_PWAKEUP` as

an input, capturing it in the response packet (rsp_pwakeup) and in the wakeup_pending status output.

PNSE, PEXCL and PEXOKAY are not implemented and do not appear on any module port list.

1.7.3 Optional Parity Signals

Present on all masters and slaves; meaningful only when ENABLE_PARITY=1.

Signal	Width	Direction	Description
PWDATAPARITY	STRB_WIDT H	Master to Slave	One parity bit per write-data byte lane
PADDRPARITY	1	Master to Slave	Single parity bit over the whole address
PCTRLPARITY	1	Master to Slave	Single parity bit over {PWRITE, PSTRB, PPROT}
PRDATAPARITY	STRB_WIDT H	Slave to Master	One parity bit per read-data byte lane
PREADYPARITY	1	Slave to Master	Parity bit for PREADY
PSLVERRPARITY	1	Slave to Master	Parity bit for PSLVERR

1.8 Design Notes

1.8.1 Command/Response Architecture

All APB5 modules use a command/response interface pattern for backend integration, identical to the APB4 architecture:

Command Interface: - cmd_valid, cmd_ready - Handshake signals - cmd_pwrite - Write/read direction - cmd_paddr - Transaction address - cmd_pwdata - Write data - cmd_pstrb - Byte strobes - cmd_pprot - Protection attributes - cmd_pauser, cmd_pwuser - APB5 user attributes

Response Interface: - rsp_valid, rsp_ready - Handshake signals - rsp_prdata - Read data - rsp_pslverr - Error flag - rsp_pruser, rsp_pbuser - APB5 user attributes - rsp_pwakeup - Captured PWAKEUP state (master only)

1.8.2 Migration from APB4

APB5 modules are backward compatible with APB4 systems: - Connect APB5 signals to APB4 equivalents - Tie unused APB5 inputs (PWAKEUP, user signals, parity) to default values and leave

the corresponding outputs unconnected - On a master, tie m_apb_PWAKEUP to 0 for always-awake operation - On a slave, tie wakeup_request to 0 so s_apb_PWAKEUP stays low - Leave ENABLE_PARITY=0 (the default), which forces all generated parity outputs and both parity_error_* flags to 0

1.9 Related Documentation

- [APB4 Modules](#) - APB4 protocol components
 - [AXI5 Modules](#) - AXI5 protocol components
 - [AXIS5 Modules](#) - AXI5-Stream components
 - [GAXI Modules](#) - Generic AXI utilities
-

1.10 References

1.10.1 Specifications

- ARM AMBA 5 APB Protocol Specification
- ARM AMBA APB Protocol Specification v2.0 (APB4)

1.10.2 Source Code

- RTL: rtl/amba/apb5/
 - Tests: val/amba/test_apb5*.py
 - Framework: bin/TBClasses/components/apb/
-

Last Updated: 2026-07-19

1.11 Navigation

- [Back to rtl-amba Index](#)
- [Back to Main Documentation Index](#)

2 APB5 Master


Module: apb5_master.sv **Location:** rtl/amba/apb5/ **Status:** Production Ready

2.1 Overview

The APB5 Master module implements a complete AMBA APB5 master interface with all APB5 extensions including user-defined signals, wake-up support, and optional parity for data integrity. It provides command/response buffering for improved system performance.

2.1.1 Key Features

- Full AMBA APB5 protocol compliance
 - PAUSER: User-defined request attributes
 - PWUSER: User-defined write data attributes
 - PRUSER/PBUSER: User-defined response attributes from slave
 - PWAKEUP: Wake-up signal handling from slave
 - Optional parity support for data integrity
 - Command and response FIFO buffering
 - Configurable FIFO depths
-



Functional Description

```

stateDiagram-v2
    [*] --> IDLE

    IDLE --> SETUP : cmd_fifo_valid
    SETUP --> ACCESS : always
    ACCESS --> IDLE : PREADY & cmd_fifo_empty
    ACCESS --> SETUP : PREADY & !cmd_fifo_empty

    state IDLE {
        note right of IDLE : PSEL=0, PENABLE=0
    }
    state SETUP {
        note right of SETUP : PSEL=1, PENABLE=0
    }
    state ACCESS {
        note right of ACCESS : PSEL=1, PENABLE=1
    }

```

2.1.2 APB5 Extensions

User Signals: - **PAUSER:** Carries user-defined attributes with the address/control phase - **PWUSER:** Carries user-defined attributes with write data - **PRUSER:** Returns user-defined attributes with read data - **PBUSER:** Returns user-defined attributes with the response

Wake-up Support: - **PWAKEUP:** Slave can assert to indicate wake-up events - Captured in response packet (rsp_pwakeup) for software handling - Also latched into wakeup_pending, which sets on any PWAKEUP pulse and clears once the FSM leaves IDLE to start a transaction

Parity Protection: - Optional parity on data, address, and control signals - Enables detection of single-bit transmission errors

See [Parity Implementation](#) for the exact coverage of each parity bit.

2.2 Parameters

Parameter	Type	Default	Description
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
PROT_WIDTH	int	3	Protection signal width
AUSER_WIDTH	int	4	Address/request user signal width
WUSER_WIDTH	int	4	Write data user signal

Parameter	Type	Default	Description
			width
RUSER_WIDTH	int	4	Read data user signal width
BUSER_WIDTH	int	4	Response user signal width
CMD_DEPTH	int	6	Command skid-buffer depth in entries; must be 2..8 inclusive (any integer)
RSP_DEPTH	int	6	Response skid-buffer depth in entries; must be 2..8 inclusive (any integer)
ENABLE_PARITY	bit	0	Enable parity generation and checking
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)

CMD_DEPTH and RSP_DEPTH are passed straight through to `gaxi_skid_buffer`, whose DEPTH is a literal entry count – not a log2 exponent. The default of 6 means six buffered entries.

Two further computed parameters are exposed for reference and should not be overridden:

Parameter	Formula	Default value
CPW	ADDR_WIDTH + DATA_WIDTH + STRB_WIDTH + PROT_WIDTH + AUSER_WIDTH + WUSER_WIDTH + 1	80
RPW	DATA_WIDTH + RUSER_WIDTH + BUSER_WIDTH + 2	42

2.2.1 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
AW	ADDR_WIDTH
DW	DATA_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH

2.3 Ports

2.3.1 Clock and Reset

Port	Width	Direction	Description
pclk	1	Input	APB clock
presetn	1	Input	APB active-low reset

2.3.2 APB5 Master Interface

Port	Width	Direction	Description
m_apb_PSEL	1	Output	APB select signal
m_apb_PENABLER	1	Output	APB enable signal
m_apb_PADDR	ADDR_WIDTH H	Output	APB address
m_apb_PWRITE	1	Output	Write/read indicator (1=write)
m_apb_PWDATA	DATA_WIDTH H	Output	Write data
m_apb_PSTRB	STRB_WIDTH	Output	Write byte strobes

Port	Width	Direction	Description
RB			
m_apb_PP ROT	PROT_WIDT H	Output	Protection attributes
m_apb_PA USER	AUSER_WIDT H	Output	User-defined request attributes
m_apb_PW USER	WUSER_WID TH	Output	User-defined write data attributes
m_apb_PR DATA	DATA_WIDT H	Input	Read data from slave
m_apb_PSL VERR	1	Input	Slave error response
m_apb_PR EADY	1	Input	Slave ready
m_apb_PW AKEUP	1	Input	Wake-up signal from slave
m_apb_PR USER	RUSER_WIDT H	Input	User-defined read data attributes
m_apb_PB USER	BUSER_WIDT H	Input	User-defined response attributes

2.3.3 Parity Signals (Optional)

Port	Width	Direction	Description
m_apb_PW DATAPARI TY	STRB_WIDTHH	Output	Write data parity (per byte)
m_apb_PA DDRPARI TY	1	Output	Address parity
m_apb_PC TRLPARI TY	1	Output	Control signals parity
m_apb_PR DATAPARI TY	STRB_WIDTHH	Input	Read data parity from slave

Port	Width	Direction	Description
m_apb_PREADYPARI TY	1	Input	PREADY parity from slave
m_apb_PSLVERRPARI TY	1	Input	PSLVERR parity from slave

2.3.4 Command Interface

Port	Width	Direction	Description
cmd_valid	1	Input	Command valid
cmd_ready	1	Output	Command ready (FIFO not full)
cmd_pwrite	1	Input	Command write/read
cmd_paddr	ADDR_WIDTH	Input	Command address
cmd_pwdata	DATA_WIDTH	Input	Command write data
cmd_pstrb	STRB_WIDTH	Input	Command write strobes
cmd_pprot	PROT_WIDTH	Input	Command protection attributes
cmd_pauser	AUSER_WIDTH	Input	Command user attributes
cmd_pwuser	WUSER_WIDT H	Input	Command write user attributes

2.3.5 Response Interface

Port	Width	Direction	Description
rsp_valid	1	Output	Response valid

Port	Width	Direction	Description
rsp_ready	1	Input	Response ready
rsp_prdata	DATA_WIDTH	Output	Response read data
rsp_pslverr	1	Output	Response error status
rsp_pwakeup	1	Output	Response wake-up indicator
rsp_pruser	RUSER_WIDTH	Output	Response read user attributes
rsp_pbuser	BUSER_WIDTH	Output	Response user attributes

2.3.6 Status Outputs

Port	Width	Direction	Description
parity_error_rdata	1	Output	Read-data parity mismatch (tied to 0 when ENABLE_PARITY=0)
parity_error_ctrl	1	Output	PREADY/PSLVERR parity mismatch (tied to 0 when ENABLE_PARITY=0)
wakeup_pending	1	Output	Sticky flag: PWAKEUP was seen and no transaction has started since

2.4 Timing Characteristics

2.4.1 Basic Write Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
- PSEL

- PENABLE
- PADDR
- PWRITE (high)
- PWDATA
- PSTRB
- PAUSER
- PWUSER
- PREADY
- PSLVERR

2.4.2 Basic Read Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
- PSEL
- PENABLE
- PADDR
- PWRITE (low)
- PAUSER
- PREADY
- PRDATA
- PRUSER
- PSLVERR

2.4.3 Wake-up Signal Handling

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
 - Transaction signals
 - PWAKEUP assertion
 - Response capture
-

2.5 Usage Examples

```
apb5_master #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .RUSER_WIDTH     (4),
    .BUSER_WIDTH     (4),
    .CMD_DEPTH       (4),
    .RSP_DEPTH       (4),
    .ENABLE_PARITY    (0)
) u_apb5_master (
    .pclk             (apb_clk),
    .presetn          (apb_rst_n),

    // APB5 master interface
    .m_apb_PSEL       (m_apb_psel),
    .m_apb_PENABLE     (m_apb_penable),
    .m_apb_PADDR       (m_apb_paddr),
    .m_apb_PWRITE      (m_apb_pwrite),
    .m_apb_PWDATA      (m_apb_pwdata),
    .m_apb_PSTRB       (m_apb_pstrb),
    .m_apb_PPROT       (m_apb_pprot),
    .m_apb_PAUSER      (m_apb_pauser),
    .m_apb_PWUSER      (m_apb_pwuser),
    .m_apb_PRDATA      (m_apb_prdata),
    .m_apb_PSLVERR     (m_apb_pslverr),
    .m_apb_PREADY      (m_apb_pready),
    .m_apb_PWAKEUP     (m_apb_pwakeup),
    .m_apb_PRUSER      (m_apb_pruser),
    .m_apb_PBUSER      (m_apb_pbuser),

    // Command interface
    .cmd_valid         (cmd_valid),
    .cmd_ready         (cmd_ready),
    .cmd_pwrite        (cmd_write),
    .cmd_paddr         (cmd_addr),
    .cmd_pwdata        (cmd_wdata),
    .cmd_pstrb         (cmd_strb),
    .cmd_pprot         (cmd_prot),
    .cmd_pauser        (cmd_auser),
    .cmd_pwuser        (cmd_wuser),

    // Response interface
    .rsp_valid         (rsp_valid),
    .rsp_ready         (rsp_ready),
    .rsp_prdata        (rsp_rdata),
```

```

.rsp_pslverr    (rsp_error),
.rsp_pwakeup    (rsp_wakeup),
.rsp_pruser     (rsp_ruser),
.rsp_pbuser     (rsp_buser),

// Parity interface (unused here because ENABLE_PARITY=0)
.m_apb_PWDATAPARITY (),
.m_apb_PADDRPARITY  (),
.m_apb_PCTRLPARITY  (),
.m_apb_PRDATAPARITY ('0'),
.m_apb_PREADYPARITY (1'b0),
.m_apb_PSLVERRPARITY (1'b0),
.parity_error_rdata (),
.parity_error_ctrl  (),

// Status
.wakeup_pending (apb_wakeup_pending)
);

```

2.6 Design Notes

2.6.1 APB5 vs APB4 Differences

Feature	APB4	APB5	Implemented here
User signals	None	PAUSER, PWUSER, PRUSER, PBUSER	Yes
Wake-up	None	PWAKEUP	Yes (slave to master)
Parity	None	Optional signal parity	Yes (ENABLE_PARITY)
Non-secure extension	None	PNSE	No – no port
Exclusive access	None	PEXCL, PEXOKAY	No – no ports

2.6.2 FIFO Sizing

- Command depth should match the expected command burst length
- Response depth should match to prevent backpressure
- CMD_DEPTH / RSP_DEPTH are entry counts, restricted to 2..8 inclusive by the underlying gaxi_skid_buffer

2.6.3 Parity Implementation

When ENABLE_PARITY=1 the master generates parity on its outgoing signals and checks parity on the signals returned by the slave. Coverage differs per signal group, which determines what a single parity bit can detect:

Parity signal	Covers	Granularity
m_apb_PWDATAPARITY[i]	PWDATA byte lane i	One bit per byte (STRB_WIDTH bits total)
m_apb_PADDRPARITY	Whole PADDR	One bit for the entire address
m_apb_PCTRLPARITY	{PWRITE, PSTRB, PPROT} concatenated	One bit for the whole control group
m_apb_PRDATAPARITY[i]	PRDATA byte lane i (checked)	One bit per byte
m_apb_PREADYPARITY	PREADY (checked)	One bit
m_apb_PSLVERRPARITY	PSLVERR (checked)	One bit

Each parity bit is the XOR reduction of the covered signals, so it is 1 when the covered field contains an odd number of ones (an even-parity encoding: field plus parity bit always has an even number of ones). Per-byte data parity detects one bit error in each byte independently; the single address and control bits detect only an odd number of errors across the whole group.

Checking is purely combinational and qualified by the bus state: parity_error_rdata and parity_error_ctrl are only asserted while m_apb_PREADY && m_apb_PSEL && m_apb_PENABLE, and read 0 otherwise. Downstream error handling is system-specific – the master does not itself abort or retry a transfer on a parity mismatch. Parity adds combinational logic but no pipeline stages, so it costs no additional latency.

2.7 Related Modules

- [APB5 Slave](#) - APB5 slave interface
 - [APB5 Master CG](#) - Clock-gated variant
 - [APB5 Monitor](#) - Protocol monitor
 - [APB4 Master](#) - APB4 version for comparison
-

2.8 Testing

`val/amba/test_apb5_master.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_master.py -v
```

2.9 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

3 APB5 Master (Clock-Gated)

Module: `apb5_master_cg.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready

3.1 Overview

Clock-gated variant of the APB5 Master module. Wraps the base `apb5_master` with clock gating control logic to reduce dynamic power consumption during idle periods.

3.1.1 Key Features

- All APB5 Master features (see [apb5_master](#))
- Automatic clock gating during idle periods
- Configurable idle threshold before gating
- Registered wake-up on new activity, through a glitch-free ICG cell
- Power consumption reduction for low-duty-cycle applications


3.2 Parameters

Parameter	Default	Description
ADDR_WIDTH	32	
DATA_WIDTH	32	
PROT_WIDTH	3	
AUSER_WIDTH	4	
WUSER_WIDTH	4	
RUSER_WIDTH	4	
BUSER_WIDTH	4	
CMD_DEPTH	6	
RSP_DEPTH	6	
ENABLE_PARITY	0	
CG_IDLE_COUNT_WIDTH	4	
STRB_WIDTH	DATA_WIDTH / 8	
AW	ADDR_WIDTH	
DW	DATA_WIDTH	
SW	STRB_WIDTH	
PW	PROT_WIDTH	
AUW	AUSER_WIDTH	
WUW	WUSER_WIDTH	
RUW	RUSER_WIDTH	
BUW	BUSER_WIDTH	
ICW	CG_IDLE_COUNT_WIDTH	
CPW	AW + DW + SW + PW + AUW + WUW + 1	
RPW	DW + RUW + BUW + 2	

3.3 Ports

Port	Dir	Width	Description
pclk	In	1	
presetn	In	1	
cfg_cg_enable	In	1	
cfg_cg_idle_count	In	[ICW-1:0]	
m_apb_PSEL	Out	1	
m_apb_PENABLE	Out	1	
m_apb_PADDR	Out	[AW-1:0]	
m_apb_PWRITE	Out	1	
m_apb_PWDATA	Out	[DW-1:0]	
m_apb_PSTRB	Out	[SW-1:0]	
m_apb_PPROT	Out	[PW-1:0]	
m_apb_PAUSER	Out	[AUW-1:0]	
m_apb_PWUSER	Out	[WUW-1:0]	
m_apb_PRDATA	In	[DW-1:0]	
m_apb_PSLVERR	In	1	
m_apb_PREADY	In	1	
m_apb_PWAKEUP	In	1	
m_apb_PRUSER	In	[RUW-1:0]	
m_apb_PBUSER	In	[BUW-1:0]	
m_apb_PWDATAPARITY	Out	[SW-1:0]	
m_apb_PADDRPARITY	Out	1	
m_apb_PCTRLPARITY	Out	1	
m_apb_PRDATAPARITY	In	[SW-1:0]	
m_apb_PREADYPARITY	In	1	
m_apb_PSLVERRPARITY	In	1	

Port	Dir	Width	Description
cmd_valid	In	1	
cmd_ready	Out	1	
cmd_pwrite	In	1	
cmd_paddr	In	[AW-1:0]	
cmd_pwdata	In	[DW-1:0]	
cmd_pstrb	In	[SW-1:0]	
cmd_pprot	In	[PW-1:0]	
cmd_pauser	In	[AUW-1:0]	
cmd_pwuser	In	[WUW-1:0]	
rsp_valid	Out	1	
rsp_ready	In	1	
rsp_prdata	Out	[DW-1:0]	
rsp_pslverr	Out	1	
rsp_pwakeup	Out	1	
rsp_pruser	Out	[RUW-1:0]	
rsp_pbuser	Out	[BUW-1:0]	
parity_error_rdata	Out	1	
parity_error_ctrl	Out	1	
wakeup_pending	Out	1	
apb_clock_gating	Out	1	



Functional Description

3.3.1 Additional Parameters

Parameter	Type	Default	Description
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max idle = $2^N - 1$ cycles)
CMD_DEPTH	int	6	Command FIFO depth.

Parameter	Type	Default	Description
ENABLE_PARITY	bit	0	Enable APB5 parity generation and checking.
RSP_DEPTH	int	6	Response FIFO depth.

All other parameters inherited from [apb5_master](#).

3.3.2 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
STRB_WIDTH	DATA_WIDTH / 8
AW	ADDR_WIDTH
DW	DATA_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH
ICW	CG_IDLE_COUNT_WIDTH
CPW	AW + DW + SW + PW + AUW + WUW + 1
RPW	DW + RUW + BUW + 2

3.3.3 Additional Ports

3.3.4 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating (0=disabled, clock always runs)
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

3.3.5 Clock Gating Status

Port	Width	Direction	Description
apb_clock_gating	1	Output	High while the internal clock is gated off

There is no cumulative gated-cycle counter port on this module. If a gated-cycle total is needed, count `apb_clock_gating` in the integrating logic on the ungated `pclk`.

All ports of `apb5_master` – including the parity signals, `parity_error_rdata`, `parity_error_ctrl` and `wakeup_pending` – are present unchanged and pass straight through to the wrapped core.

3.3.6 Clock Gating Behavior

stateDiagram-v2

```
[*] --> RUNNING
```

```
RUNNING --> COUNTING : No activity
COUNTING --> RUNNING : Activity detected
COUNTING --> GATED : count >= threshold
GATED --> RUNNING : cmd_valid or activity
```

```
state RUNNING {
    note right of RUNNING : Clock running
}
state COUNTING {
    note right of COUNTING : Counting idle cycles
}
state GATED {
    note right of GATED : Clock stopped
}
```

3.3.7 Activity Detection and Wake-up Latency

The wrapper keeps the clock running whenever any of the following is high:

`cmd_valid || rsp_valid || m_apb_PSEL || m_apb_PENABLE || m_apb_PWAKEUP`

That term is registered into `r_wakeup` on the ungated `pclk`, and `amba_clock_gate_ctrl` registers it once more before it reaches the gating condition. Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream) before reaching the ICG enable, which is combinational. APB5 is a **two-stage** family, so the first gated-clock rising edge available to the wrapped `apb5_master` arrives **3 ungated `pclk` cycles** after activity asserts. Nothing is lost during those cycles – the core is simply held static, and the APB transfer stretches by that many wait states.

The actual gating element is an ICG (integrated clock gating) cell instantiated by `clock_gate_ctrl`, not a bare AND gate, so enable changes are glitch-free. Note that ICG cells are an ASIC-library primitive; on FPGA targets a clock-enable approach should be used instead.

Gating engages `cfg_cg_idle_count + 1` ungated `pclk` cycles after the internal wakeup deasserts, which is `cfg_cg_idle_count + 3` cycles after the last bus activity, because APB5 adds two register stages ahead of the ICG enable. With the default `CG_IDLE_COUNT_WIDTH=4` the maximum programmable idle threshold is 15 cycles.

3.3.8 Timing

Timing diagram pending. The signals and sequence this scenario exercises:

- `pclk`
 - `gated_pclk`
 - `cmd_valid`
 - `cfg_cg_idle_count`
 - `idle_counter`
 - `apb_clock_gating`
 - Transaction before/after gating
- #### ## Timing Characteristics

This module is **purely combinational** – it contains no `always_ff` and no latch, so it holds no state and adds no clock cycles. Its outputs settle a propagation delay after its inputs, and it introduces no latency into a pipeline that instantiates it.

Timing closure is therefore a question of the surrounding logic's slack, not of this module's cycle count. No synthesis figures are quoted; none have been measured.

3.4 Usage Examples

```
apb5_master_cg #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .CG_IDLE_COUNT_WIDTH(4)
) u_apb5_master_cg (
    .pclk             (apb_clk),
    .presetn          (apb_rst_n),

    // Clock gating configuration
    .cfg_cg_enable    (1'b1),
    .cfg_cg_idle_count (4'd8),    // Gate after 8 idle cycles
```

```

// Clock gating status
.apb_clock_gating    (master_clk_gated),

// APB5 and command/response interfaces
// ... (same as apb5_master)
);

```

3.5 Design Notes

A peer's READY must never enter the activity term. A consumer that parks its response-ready high while idle is behaving correctly; folding that signal into `user_valid` pins this block permanently awake and defeats gating entirely – silently, because function is unaffected. Ten wrappers in this repository shipped that way and nothing failed until someone measured. `val/amba/test_cg_peer_ready.py` parks the peer READY high, holds every VALID low, and requires `cg_gating`. Canonical rule: `vault/handbook/design/clock-gating-activity-terms.md`.

cfg_cg_enable is not a kill switch. It arms gating and reaches `amba_clock_gate_ctrl` only; the datapath and any monitor enables are forwarded untouched. With it low the clock free-runs and this module behaves exactly like its base.

Gating latency. The clock stops `cfg_cg_idle_count + 2` cycles after the last bus activity – the idle counter, plus one for the `r_wakeup` flop. Size the idle count against your traffic's inter-burst gap: too small and the block wakes constantly, too large and it never gates.

Cost. Five flops: `r_wakeup` plus `r_idle_counter` at `IDLE_CNTR_WIDTH`, scaling as $1 + \text{CG_IDLE_COUNT_WIDTH}$. The ICG itself is a latch or BUFGCE, not fabric flops.

3.5.1 Power Savings

The figures below are first-order expectations derived from the fraction of cycles the clock is gated off; they are analytical estimates, not measured silicon or post-layout power numbers. Actual savings depend on the technology library, the ICG cell, and the clock-tree share of total dynamic power.

Traffic Pattern	Duty Cycle	Estimated Dynamic Savings
Burst	30%	35-40%
Mixed	50%	20-25%
Continuous	90%+	<5%

3.6 Related Modules

- [APB5 Master](#) - Base module documentation
 - [APB5 Slave CG](#) - Clock-gated slave
 - [Clock Gating Guide](#) - General clock gating concepts
-

3.7 Testing

`val/amba/test_apb5_master_cg.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_master_cg.py -v
```

3.8 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

4 APB5 Master Stub

Module: `apb5_master_stub.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready


4.1 Overview

The APB5 Master Stub provides a simplified packed-data interface for driving APB5 transactions. It wraps the full `apb5_master` module with packet-based command/response interfaces, making it ideal for testbenches and integration scenarios where a simpler interface is preferred.

4.1.1 Key Features


- Packed command/response packet interface
- Wraps fully-tested `apb5_master` internally
- All APB5 extensions (PAUSER, PWUSER, PRUSER, PBUSER)
- PWAKEUP signal handling from slave
- Optional parity support

- First/last markers for transaction tracking



Functional Description


4.1.2 Packet Formats



Command Packet Structure

Bit Positions:

`cmd_data = {last, first, pwrite, pprot, pstrb, paddr, pwwdata, pauser, pwuser}`




Response Packet Structure

Bit Positions:

`rsp_data = {last, first, pslverr, pwakeup, prdata, pruser, pbuser}`

4.1.3 Transaction Flow



Write Transaction

4.1.4 Timing

Timing diagram pending. The signals and sequence this scenario exercises:

- pclk
- cmd_valid, cmd_ready, cmd_data
- APB signals (PSEL, PENABLE, PADDR, PWDATA, PREADY)
- rsp_valid, rsp_ready, rsp_data
- Packet-to-APB timing relationship ## Parameters

Parameter	Type	Default	Description
CMD_DEPTH	int	6	Command skid-buffer depth in entries; 2..8 inclusive (any integer)
RSP_DEPTH	int	6	Response skid-buffer depth in entries; 2..8 inclusive (any integer)
ADDR_WIDTH	int	32	APB address bus width

Parameter	Type	Default	Description
DATA_WIDTH	int	32	APB data bus width
PROT_WIDTH	int	3	Protection signal width
AUSER_WIDTH	int	4	Address user signal width
WUSER_WIDTH	int	4	Write user signal width
RUSER_WIDTH	int	4	Read user signal width
BUSER_WIDTH	int	4	Response user signal width
ENABLE_PARITY	bit	0	Enable parity signals
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width
CMD_PACKET_WIDTH	int	(calculated)	Total command packet width
RESP_PACKET_WIDTH	int	(calculated)	Total response packet width

CMD_PACKET_WIDTH and RESP_PACKET_WIDTH are computed from the width parameters and must not be overridden:

```

CMD_PACKET_WIDTH = ADDR_WIDTH + DATA_WIDTH + STRB_WIDTH + PROT_WIDTH
                  + AUSER_WIDTH + WUSER_WIDTH + 1 + 1 + 1
                  // the three single bits are pwrite, first, last

RESP_PACKET_WIDTH = DATA_WIDTH + RUSER_WIDTH + BUSER_WIDTH + 1 + 1 + 1
                  + 1
                  // the four single bits are pslverr, pwakeup,
                  first, last

```

With all defaults (32-bit address and data, 4-bit strobe, 3-bit protection, 4-bit user fields) this gives CMD_PACKET_WIDTH = 82 and RESP_PACKET_WIDTH = 44.

4.1.5 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
PW	PROT_WIDTH
CPW	CMD_PACKET_WIDTH
RPW	RESP_PACKET_WIDTH

4.2 Ports

4.2.1 Clock and Reset

Port	Width	Direction	Description
pclk	1	Input	APB clock
presetn	1	Input	APB reset (active low)

4.2.2 APB5 Master Interface

Port	Width	Direction	Description
m_apb_PSEL	1	Output	APB select signal
m_apb_PENAB LE	1	Output	APB enable signal
m_apb_PADDR	ADDR_WIDTH	Output	APB address
m_apb_PWRIT E	1	Output	Write/read indicator
m_apb_PWDAT A	DATA_WIDTH	Output	Write data
m_apb_PSTRB	STRB_WIDTH	Output	Write byte strobes
m_apb_PPROT	PROT_WIDTH	Output	Protection attributes
m_apb_PAUSE R	AUSER_WIDTH	Output	User request attributes
m_apb_PWUSE R	WUSER_WIDT H	Output	User write attributes
m_apb_PRDAT A	DATA_WIDTH	Input	Read data from slave
m_apb_PSLVE	1	Input	Slave error

Port	Width	Direction	Description
RR			response
m_apb_PREADY	1	Input	Slave ready
m_apb_PWAKEUP	1	Input	Wake-up from slave
m_apb_PRUSER	RUSER_WIDTH	Input	User read attributes
m_apb_PBUSER	BUSER_WIDTH	Input	User response attributes

4.2.3 Parity Signals (Optional)

Present unconditionally; meaningful only when ENABLE_PARITY=1. Semantics are identical to [apb5_master](#).

Port	Width	Direction	Description
m_apb_PWDATAPARITY	STRB_WIDTH	Output	Write data parity (per byte)
m_apb_PADDRPARITY	1	Output	Address parity
m_apb_PCTRLPARITY	1	Output	Control signals parity
m_apb_PRDATAPARITY	STRB_WIDTH	Input	Read data parity from slave
m_apb_PREADYPARITY	1	Input	PREADY parity from slave
m_apb_PSLVERRPARITY	1	Input	PSLVERR parity from slave

4.2.4 Command Packet Interface

Port	Width	Direction	Description
cmd_valid	1	Input	Command packet valid
cmd_ready	1	Output	Ready to accept command
cmd_data	CMD_PACKET_WIDTH	Input	Packed command data

4.2.5 Response Packet Interface

Port	Width	Direction	Description
rsp_valid	1	Output	Response packet valid
rsp_ready	1	Input	Ready to accept response
rsp_data	RESP_PACKET_WIDTH	Output	Packed response data

4.2.6 Status Outputs

Port	Width	Direction	Description
parity_error_rdata	1	Output	Read data parity error
parity_error_ctl	1	Output	Control signal parity error
wakeup_pending	1	Output	Wake-up signal active

4.3 Timing Characteristics

This module is **purely combinational** – it contains no `always_ff` and no latch, so it holds no state and adds no clock cycles. Its outputs settle a propagation delay after its inputs, and it introduces no latency into a pipeline that instantiates it.

Timing closure is therefore a question of the surrounding logic's slack, not of this module's cycle count. No synthesis figures are quoted; none have been measured.

4.4 Usage Examples

```
apb5_master_stub #(
    .CMD_DEPTH      (6),
    .RSP_DEPTH      (6),
    .ADDR_WIDTH     (32),
    .DATA_WIDTH     (32),
    .AUSER_WIDTH    (4),
    .WUSER_WIDTH    (4),
    .RUSER_WIDTH    (4),
    .BUSER_WIDTH    (4),
    .ENABLE_PARITY  (0)
) u_apb5_master_stub (
    .pclk           (apb_clk),
    .presetn        (apb_rst_n),

    // APB5 master interface
    .m_apb_PSEL     (m_apb_psel),
    .m_apb_PENABLE  (m_apb_penable),
    .m_apb_PADDR    (m_apb_paddr),
    .m_apb_PWRITE   (m_apb_pwrite),
    .m_apb_PWDATA   (m_apb_pwdata),
    .m_apb_PSTRB    (m_apb_pstrb),
    .m_apb_PPROT    (m_apb_pprot),
    .m_apb_PAUSER   (m_apb_pauser),
    .m_apb_PWUSER   (m_apb_pwuser),
    .m_apb_PRDATA   (m_apb_prdata),
    .m_apb_PSLVERR  (m_apb_pslverr),
    .m_apb_PREADY   (m_apb_pready),
    .m_apb_PWAKEUP  (m_apb_pwakeup),
    .m_apb_PRUSER   (m_apb_pruser),
    .m_apb_PBUSER   (m_apb_pbuser),

    // Packed command interface
    .cmd_valid      (tb_cmd_valid),
    .cmd_ready      (tb_cmd_ready),
    .cmd_data       (tb_cmd_data),

    // Packed response interface
    .rsp_valid      (tb_rsp_valid),
    .rsp_ready      (tb_rsp_ready),
    .rsp_data       (tb_rsp_data),
```

```

    // Status
    .parity_error_rdata (),
    .parity_error_ctrl  (),
    .wakeup_pending (apb_wakeup)
);

// Build command packet.
// Field widths follow the module parameters; the literals below
// assume the
// defaults, giving CMD_PACKET_WIDTH = 82.
assign tb_cmd_data = {
    1'b1,          // last      (1 bit)
    1'b1,          // first   (1 bit)
    1'b1,          // pwrite  (1 bit, write transaction)
    3'b000,        // pprot   (PROT_WIDTH = 3)
    4'hF,          // pstrb    (STRB_WIDTH = 4, all bytes)
    32'h1000_0000, // paddr    (ADDR_WIDTH = 32)
    32'hDEAD_BEEF, // pwrdata  (DATA_WIDTH = 32)
    4'h0,          // pauser   (AUSER_WIDTH = 4)
    4'h0           // pwuser   (WUSER_WIDTH = 4)
};

```

For a parameterized testbench, build the packet from the parameters rather than from literals so it tracks any width change:

```

assign tb_cmd_data = {
    cmd_last, cmd_first, cmd_pwrite,
    cmd_pprot[PROT_WIDTH-1:0],
    cmd_pstrb[STRB_WIDTH-1:0],
    cmd_paddr[ADDR_WIDTH-1:0],
    cmd_pwrdata[DATA_WIDTH-1:0],
    cmd_pauser[AUSER_WIDTH-1:0],
    cmd_pwuser[WUSER_WIDTH-1:0]
};

```

4.5 Design Notes

4.5.1 First/Last Markers

The first/last bits in packets enable: - Transaction boundary detection - Burst transaction support - Testbench synchronization

4.5.2 Internal Architecture

The stub instantiates the full `apb5_master` internally: - All protocol handling done by proven `apb5_master` - Stub only handles packet packing/unpacking - Maintains full APB5 compliance

4.6 Related Modules

- [APB5 Master](#) - Core master module (wrapped by stub)
 - [APB5 Slave Stub](#) - Corresponding slave stub
-

4.7 Testing

`val/amba/test_apb5_master_stub.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_master_stub.py -v
```

4.8 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

5 APB5 Monitor

Module: `apb5_monitor.sv` **Location:** `rtl/amba/apb5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready

5.1 Overview

The APB5 Monitor provides comprehensive protocol monitoring for APB5 interfaces with support for all APB5 extensions. It tracks transactions, detects errors, monitors performance, and reports events through a standardized monitor bus interface.


5.1.1 Key Features

- Full APB5 protocol monitoring

- Wake-up event tracking (APB5 PWAKEUP)
- Parity error detection (when `ENABLE_PARITY_MON = 1`)
- Transaction timeout detection
- Performance latency measurement
- Protocol violation detection
- 128-bit monitor bus packet output with side-band timestamp (same format as `apb4_monitor`)

5.1.2 Not Implemented

The `cmd_pauser` / `cmd_pwuser` / `rsp_pruser` / `rsp_pbuser` ports and the `cfg_user_enable` input are accepted so the interface is stable for integrators, but **no user-signal logic exists** and no `APB5_USER_*` event code is ever produced. Earlier revisions of this page and of the module header claimed PAUSER/PWUSER/PRUSER/PBUSER tracking; that claim was incorrect. Emitting a user-signal event per transaction would flood the monitor bus, so the feature is deferred rather than half-wired.



Functional Description

5.1.3 Monitor Packet Format

5.1.4 128-bit Packet Structure

The APB5 monitor drives the standard 128-bit packet built by `monitor_common_pkg::create_monitor_packet`, paired with the 64-bit side-band `monbus_timestamp`. See [monitor_package_spec.md](#) for the canonical definition.

Bits [127:124] - Packet Type (4 bits, see table below)
 Bits [123:109] - Reserved (15 bits)
 Bits [108:105] - Protocol (4 bits): fixed to `PROTOCOL_APB` (0x2)
 Bits [104: 97] - Event Code (8 bits, APB/APB5-specific)
 Bits [96: 88] - Channel ID (9 bits, always 0 for APB)
 Bits [87: 72] - Agent ID (16 bits, from `AGENT_ID`)
 Bits [71: 64] - Unit ID (8 bits, from `UNIT_ID`)
 Bits [63: 0] - Event Data (64 bits)

For FIFO-sourced events the event-data field is {24'h0, aux_data[7:0], event_data[31:0]}. For address-range violations from apb_monitor_addr_check it is {range_index[3:0], is_read, addr[58:0]}.

History: before the fix for issue #41 this module connected the 128-bit addr_pkt_data output of apb_monitor_addr_check to a 64-bit net. Every header field was discarded and event_data was re-decoded against the legacy 64-bit layout, so a range-3 violation surfaced as packet_type = 0x3 (Timeout) with protocol = AXI, event_code = 0x00, and the address shifted right by 3. The path was uncovered because every harness — including the formal proof — left N_ADDR_RANGES at its default of 0, which elides the checker entirely.

5.1.5 Packet Types

Packet-type codes follow monitor_common_pkg. The APB5 monitor emits the subset marked below; other codes are defined for cross-protocol consistency.

Value	Type	Emitted by APB5 monitor	Description
0x0	Error		SLVERR, protocol violations, parity errors
0x1	Completion		Transaction completed without error
0x2	Threshold	—	Threshold-crossed events (not generated here)
0x3	Timeout		Command / response / wake-up timeout
0x4	Performance		Latency-threshold-exceeded metric
0x8	AddrMatch	—	Not generated. Address-range violations are emitted as Error (0x0) packets with event code

Value	Type	Emitted by APB5 monitor	Description
0x9	APB		APB-specific events (wake-up request/acknowledge)
0xF	Debug	—	Debug/trace events (not generated here)

Note: parity error events are emitted as **Error** packets (type 0x0) with an APB5 parity event code — not as a distinct packet type.

5.1.6 Event Edge Detection

Timeout, protocol-violation, parity and latency-threshold conditions are all *levels* — once true they stay true until the underlying condition clears. Every one of them is edge-qualified before it can write the event FIFO, so a single occurrence produces exactly one packet. Without this, one stuck command emitted an identical timeout packet on every cycle the condition held (29 packets over a 40-cycle stall in the regression test). Regression coverage:
`val/amba/test_apb5_monitor.py::test_apb5_monitor_timeout_edge.`

5.1.7 APB5-Specific Event Codes

Event codes live in per-category enums, so a given numeric code is disambiguated by the packet type it rides on. Wake-up codes ride the **APB** packet type (0x9); parity codes ride the **Error** packet type (0x0).

Event	Code	Packet Type	Description
APB5_WAKEUP_REQUEST	0x0	APB (0x9)	PWAKEUP rising edge
APB5_WAKEUP_ACKNOWLEDGED	0x1	APB (0x9)	PWAKEUP falling edge
APB5_PARITY_PWDATA_ERROR	0x0	Error (0x0)	Write data parity error
APB5_PARITY_PRDATA_ERROR	0x1	Error (0x0)	Read data parity error

Event	Code	Packet Type	Description
-------	------	-------------	-------------

ERROR

APB5_PARITY_ERROR	0x2	Error (0x0)	PREADY parity error
-------------------	-----	-------------	---------------------

stateDiagram-v2
[*] --> IDLE

```

IDLE --> CMD_SENT : cmd_valid & cmd_ready
CMD_SENT --> COMPLETE : rsp_valid & rsp_ready
COMPLETE --> IDLE : (next cycle)

state IDLE {
    note right of IDLE : No active transaction
}
state CMD_SENT {
    note right of CMD_SENT : Waiting for response
}
state COMPLETE {
    note right of COMPLETE : Transaction finished
}


```

5.1.8 Event Priority

Events are generated with the following priority (highest first):

1. **Error Events** - Protocol violations, SLVERR
2. **Parity Events** - Parity errors detected
3. **Timeout Events** - Command/response timeouts
4. **Wake-up Events** - PWAKEUP transitions
5. **Performance Events** - Latency threshold exceeded
6. **Completion Events** - Normal transaction completion

5.1.9 Wake-up Monitoring



Wake-up Detection

5.1.10 Wake-up Timeout

If PWAKEUP remains high longer than `cfg_wakeup_timeout_cnt`, a timeout event is generated.

Parameters

Parameter	Type	Default	Description
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
AUSER_WIDTH	int	4	Address user signal width
WUSER_WIDTH	int	4	Write user signal width
RUSER_WIDTH	int	4	Read user signal width
BUSER_WIDTH	int	4	Response user signal width
UNIT_ID	logic [7:0]	8'h01	8-bit unit identifier
AGENT_ID	logic [15:0]	16'h000A	16-bit agent identifier

Parameter	Type	Default	Description
MAX_TRANSACTION_S	int	4	Maximum concurrent transactions
MONITOR_FIFO_DEPTH	int	8	Monitor packet FIFO depth
ENABLE_PARITY_MONITOR	bit	0	Enable parity monitoring
N_ADDR_RANGES	int	0	Number of apb_monitor_addr_check comparators. 0 = address-range checker not synthesized
USE_MONITOR	bit	1	Synthesis-time monitor enable. 0 = omit monitor and tie outputs to safe non-blocking defaults; 1 = full monitor functionality.

5.1.11 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
AW	ADDR_WIDTH
DW	DATA_WIDTH
SW	DW/8
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH

5.2 Ports

5.2.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	Monitor clock
aresetn	1	Input	Monitor reset (active low)

5.2.2 Command Interface Monitoring

Port	Width	Direction	Description
cmd_valid	1	Input	Command valid signal
cmd_ready	1	Input	Command ready signal
cmd_pwrite	1	Input	Write/read indicator
cmd_paddr	ADDR_WIDTH	Input	Command address
cmd_pwdata	DATA_WIDTH	Input	Command write data
cmd_pstrb	STRB_WIDTH	Input	Write byte strokes
cmd_pprot	3	Input	Protection attributes
cmd_pauser	AUSER_WIDTH	Input	Address user signal
cmd_pwuser	WUSER_WIDT H	Input	Write user signal

5.2.3 Response Interface Monitoring

Port	Width	Direction	Description
rsp_valid	1	Input	Response valid signal
rsp_ready	1	Input	Response ready signal

Port	Width	Direction	Description
rsp_prdata	DATA_WIDTH	Input	Response read data
rsp_pslverr	1	Input	Slave error response
rsp_pruser	RUSER_WIDTH	Input	Read user signal
rsp_pbuser	BUSER_WIDTH	Input	Response user signal

5.2.4 APB5 Extension Monitoring

Port	Width	Direction	Description
apb5_pwakeup	1	Input	APB5 wake-up signal
parity_error_wdata	1	Input	Write data parity error
parity_error_rdata	1	Input	Read data parity error
parity_error_ctl	1	Input	Control parity error

5.2.5 Configuration Inputs

Port	Width	Direction	Description
cfg_error_enable	1	Input	Enable error reporting
cfg_timeout_enable	1	Input	Enable timeout detection
cfg_protocol_enable	1	Input	Enable protocol checking
cfg_slverr_enable	1	Input	Enable SLVERR reporting
cfg_parity_enable	1	Input	Enable parity error reporting
cfg_wakeup_en	1	Input	Enable wake-

Port	Width	Direction	Description
able			up event reporting
cfg_user_enable	1	Input	Enable user signal reporting
cfg_perf_enable	1	Input	Enable performance reporting
cfg_latency_enable	1	Input	Enable latency threshold
cfg_cmd_timeout_cnt	16	Input	Command timeout threshold
cfg_rsp_timeout_cnt	16	Input	Response timeout threshold
cfg_latency_threshold	32	Input	Latency threshold value
cfg_wakeup_timeout_cnt	16	Input	Wake-up timeout threshold

5.2.6 Address-Range Checker Configuration

Active only when `N_ADDR_RANGES > 0`; otherwise these inputs are ignored and the `apb_monitor_addr_check` block is not synthesized. Range-violation packets are merged onto the monitor bus at lower priority than the event FIFO.

Port	Width	Direction	Description
cfg_addr_checker_enable	1	Input	Master enable for the address-range checker
cfg_addr_range_enable	<code>N_ADDR_RANGES</code>	Input	Per-range enable bit vector

Port	Width	Direction	Description
cfg_addr_range_low	N_ADDR_RA NGES × ADDR_WIDT H	Input	Per-range low (inclusive) bounds
cfg_addr_range_high	N_ADDR_RA NGES × ADDR_WIDT H	Input	Per-range high (inclusive) bounds

5.2.7 Monitor Bus Output

The APB5 monitor emits the standard **128-bit monitor_packet_t** plus the 64-bit side-band monbus_timestamp, identical to apb4_monitor. i_mon_time is the free-running monitor-time broadcast from the monbus_group family; FIFO events sample it at emission; address-range packets sample it the same way – apb_monitor_addr_check holds no timestamp register, so the value is the emission-cycle time, not a match-cycle latch.

Port	Width	Direction	Description
i_mon_time	64	Input	Free-running monitor-time broadcast
monbus_valid	1	Output	Monitor packet valid
monbus_ready	1	Input	Monitor bus ready
monbus_packet	128	Output	128-bit monitor packet (see format below)
monbus_timestamp	64	Output	Side-band time sampled at emission

5.2.8 Status Outputs

Port	Width	Direction	Description
active_count	8	Output	Active transaction count
error_count	16	Output	Total error count
transaction_count	32	Output	Total

Port	Width	Direction	Description
unt			transaction count
wakeup_active	1	Output	Wake-up currently active

5.3 Timing Characteristics

This module is **purely combinational** – it contains no `always_ff` and no latch, so it holds no state and adds no clock cycles. Its outputs settle a propagation delay after its inputs, and it introduces no latency into a pipeline that instantiates it.

Timing closure is therefore a question of the surrounding logic's slack, not of this module's cycle count. No synthesis figures are quoted; none have been measured.

5.4 Usage Examples

```

apb5_monitor #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .RUSER_WIDTH     (4),
    .BUSER_WIDTH     (4),
    .UNIT_ID         (1),
    .AGENT_ID        (10),
    .MAX_TRANSACTIONS (4),
    .MONITOR_FIFO_DEPTH (8),
    .ENABLE_PARITY_MON (0)
) u_apb5_monitor (
    .aclk             (apb_clk),
    .aresetn          (apb_rst_n),

    // Command interface monitoring
    .cmd_valid        (apb_cmd_valid),
    .cmd_ready        (apb_cmd_ready),
    .cmd_pwrite       (apb_cmd_pwrite),
    .cmd_paddr        (apb_cmd_paddr),
    .cmd_pwdata       (apb_cmd_pwdata),
    .cmd_pstrb        (apb_cmd_pstrb),
    .cmd_pprot        (apb_cmd_pprot),

```



```

.cmd_pauser          (apb_cmd_pauser),
.cmd_pwuser          (apb_cmd_pwuser),

// Response interface monitoring
.rsp_valid           (apb_rsp_valid),
.rsp_ready           (apb_rsp_ready),
.rsp_prdata          (apb_rsp_prdata),
.rsp_pslverr         (apb_rsp_pslverr),
.rsp_pruser          (apb_rsp_pruser),
.rsp_pbuser          (apb_rsp_pbuser),

// APB5 wake-up monitoring
.apb5_pwakeup        (apb_pwakeup),

// Parity error inputs
.parity_error_wdata (1'b0),
.parity_error_rdata (1'b0),
.parity_error_ctrl  (1'b0),

// Configuration
.cfg_error_enable    (1'b1),
.cfg_timeout_enable  (1'b1),
.cfg_protocol_enable (1'b1),
.cfg_slverr_enable   (1'b1),
.cfg_parity_enable   (1'b0),
.cfg_wakeup_enable   (1'b1),
.cfg_user_enable     (1'b0),
.cfg_perf_enable     (1'b0),
.cfg_latency_enable  (1'b0),
.cfg_cmd_timeout_cnt (16'd1000),
.cfg_rsp_timeout_cnt (16'd1000),
.cfg_latency_threshold (32'd100),
.cfg_wakeup_timeout_cnt (16'd500),

// Address-range checker (only when N_ADDR_RANGES > 0)
.cfg_addr_check_enable (1'b0),
.cfg_addr_range_enable ('0),
.cfg_addr_range_low    ('0),
.cfg_addr_range_high   ('0),

// Monitor time broadcast (from the monbus_group family)
.i_mon_time            (mon_time),

// Monitor bus output (128-bit packet + 64-bit side-band
timestamp)
.monbus_valid          (apb_mon_valid),

```

```

.monbus_ready      (apb_mon_ready),
.monbus_packet     (apb_mon_packet),
.monbus_timestamp  (apb_mon_timestamp),

// Status
.active_count      (apb_active_count),
.error_count       (apb_error_count),
.transaction_count (apb_trans_count),
.wakeup_active     (apb_wakeup_active)
);

```

5.5 Design Notes

5.5.1 Transaction Table

- Tracks up to MAX_TRANSACTIONS concurrent transactions
- APB typically has 1-4 outstanding (simple protocol)
- Table entries cleaned up after event reported

5.5.2 Internal FIFOs

- Monitor FIFO depth configurable via MONITOR_FIFO_DEPTH
 - Output skid buffer ensures no backpressure stalls
-

5.5.3 Configuration Guidelines

5.5.4 Recommended Configurations

Functional Debug:

```

.cfg_error_enable   (1'b1),
.cfg_timeout_enable (1'b1),
.cfg_protocol_enable (1'b1),
.cfg_slvrr_enable   (1'b1),
.cfg_wakeup_enable  (1'b1),
.cfg_perf_enable    (1'b0) // Disable for lower traffic

```

Performance Analysis:

```

.cfg_error_enable   (1'b1),
.cfg_perf_enable    (1'b1),
.cfg_latency_enable (1'b1),
.cfg_wakeup_enable  (1'b0) // Disable non-essential

```

5.6 Related Modules

- [APB5 Master](#) - APB5 master interface
 - [APB5 Slave](#) - APB5 slave interface
 - [Monitor Packet Format](#) - Standard packet format
-

5.7 Testing

`val/amba/test_apb5_monitor.py` exercises this module. It collects 5 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_monitor.py -v
```

5.8 Navigation

- [<- Back to APB5 Index](#)
- [<- Back to rtl-amba Index](#)
- [<- Back to Main Documentation Index](#)

6 APB5 Slave

Module: `apb5_slave.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready


6.1 Overview

The APB5 Slave module implements a complete AMBA APB5 slave interface with all APB5 extensions. It receives APB transactions from the bus and provides a command/response interface for backend logic, supporting user-defined signals, wake-up generation, and optional parity.

6.1.1 Key Features

- Full AMBA APB5 protocol compliance
- Receives PAUSER/PWUSER from master
- Generates PRUSER/PBUSER responses
- PWAKEUP output for wake-up signaling
- Optional parity support for data integrity

- Command/response FIFO buffering
 - Configurable buffer depth
-




Functional Description

6.1.2 APB5 Slave Protocol

The slave responds to APB transactions with proper timing:

1. **SETUP Phase:** PSEL=1, PENABLE=0 - Capture address and control
2. **ACCESS Phase:** PSEL=1, PENABLE=1 - Assert PREADY when response ready



Response Timing

6.2 Parameters

Parameter	Type	Default	Description
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
PROT_WIDTH	int	3	Protection signal width
AUSER_WIDTH	int	4	Address/request user signal width
WUSER_WIDTH	int	4	Write data user signal width
RUSER_WIDTH	int	4	Read data user signal width

Parameter	Type	Default	Description
BUSER_WIDTH	int	4	Response user signal width
DEPTH	int	2	Skid-buffer depth in entries; must be 2..8 inclusive (any integer)
ENABLE_PARITY	bit	0	Enable parity generation and checking
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)

DEPTH sets both the command and the response `gaxi_skid_buffer` depth. It is a literal entry count, not a log2 exponent.

6.2.1 Derived Parameters (do not override)

These are declared as `parameter` so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
DW	DATA_WIDTH
AW	ADDR_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH
CPW	$AW + DW + SW + PW + AUW + WUW + 1$
RPW	$DW + RUW + BUW + 1$

6.3 Ports

6.3.1 Clock and Reset

Port	Width	Direction	Description
pclk	1	Input	APB clock
presetn	1	Input	APB active-low reset

6.3.2 APB5 Slave Interface

Port	Width	Direction	Description
s_apb_PSEL	1	Input	APB select signal
s_apb_PENABLE	1	Input	APB enable signal
s_apb_READY	1	Output	Slave ready response
s_apb_ADDRESS	ADDR_WIDTH	Input	APB address
s_apb_WRITE	1	Input	Write/read indicator
s_apb_WRITE_DATA	DATA_WIDTH	Input	Write data
s_apb_WRITE_STROBE	STRB_WIDTH	Input	Write byte strobes
s_apb_PROT	PROT_WIDTH	Input	Protection attributes
s_apb_PAUSER	AUSER_WIDTH	Input	User-defined request attributes
s_apb_WRITE_USER	WUSER_WIDTH	Input	User-defined write data attributes
s_apb_READ_DATA	DATA_WIDTH	Output	Read data to master
s_apb_PSLVERR	1	Output	Slave error response

Port	Width	Direction	Description
s_apb_PWAKEUP	1	Output	Wake-up signal to master
s_apb_PRUSER	RUSER_WIDTH H	Output	User-defined read data attributes
s_apb_PBUSER	BUSER_WIDTH H	Output	User-defined response attributes

6.3.3 Parity Signals (Optional)

Port	Width	Direction	Description
s_apb_PWDATAPARITY	STRB_WIDTH	Input	Write data parity from master
s_apb_PADDRPARITY	1	Input	Address parity from master
s_apb_PCTRLPARITY	1	Input	Control signals parity from master
s_apb_PRDATAPARITY	STRB_WIDTH	Output	Read data parity to master
s_apb_PREADYPARITY	1	Output	PREADY parity to master
s_apb_PSLVERRPARITY	1	Output	PSLVERR parity to master

6.3.4 Command Interface (to backend)

Port	Width	Direction	Description
cmd_valid	1	Output	Command valid to backend
cmd_ready	1	Input	Backend ready
cmd_pwrite	1	Output	Command write/read

Port	Width	Direction	Description
cmd_paddr	ADDR_WIDTH	Output	Command address
cmd_pwdata	DATA_WIDTH	Output	Command write data
cmd_pstrb	STRB_WIDTH	Output	Command write strobes
cmd_pprot	PROT_WIDTH	Output	Command protection
cmd_pauser	AUSER_WIDTH	Output	Command address user
cmd_pwuser	WUSER_WIDTH	Output	Command write user

6.3.5 Response Interface (from backend)

Port	Width	Direction	Description
rsp_valid	1	Input	Response valid from backend
rsp_ready	1	Output	Slave ready for response
rsp_prdata	DATA_WIDTH	Input	Response read data
rsp_pslverr	1	Input	Response error status
rsp_pruser	RUSER_WIDTH	Input	Response read user
rsp_pbuser	BUSER_WIDTH	Input	Response user

6.3.6 Wake-up Control

Port	Width	Direction	Description
wakeup_request	1	Input	Wake-up request from backend; registered onto s_apb_PWAKEUP

6.3.7 Status Outputs

Port	Width	Direction	Description
parity_error_wdata	1	Output	Write-data parity mismatch (tied to 0 when ENABLE_PARITY=0)
parity_error_ctrl	1	Output	Address or control parity mismatch (tied to 0 when ENABLE_PARITY=0)

6.4 Timing Characteristics

6.4.1 Write Transaction with Wait States

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
- PSEL
- PENABLE
- PADDR
- PWRITE (high)
- PWDATA
- PAUSER, PWUSER
- PREADY (with wait states)
- PSLVERR
- PBUSER

6.4.2 Read Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
- PSEL
- PENABLE
- PADDR
- PWRITE (low)
- PAUSER

- PREADY
- PRDATA
- PRUSER, PBUSER

6.4.3 Wake-up Signaling

Timing diagram pending. The signals and sequence this scenario exercises:

- PCLK
 - wakeup_request (from backend)
 - PWAKEUP (to master)
 - Timing relationship
-

6.5 Usage Examples

```
apb5_slave #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .RUSER_WIDTH     (4),
    .BUSER_WIDTH     (4),
    .DEPTH           (2),
    .ENABLE_PARITY   (0)
) u_apb5_slave (
    .pclk            (apb_clk),
    .presetn         (apb_rst_n),

    // APB5 slave interface
    .s_apb_PSEL      (s_apb_psel),
    .s_apb_PENABLE   (s_apb_penable),
    .s_apb_PREADY    (s_apb_pready),
    .s_apb_PADDR     (s_apb_paddr),
    .s_apb_PWRITE    (s_apb_pwrite),
    .s_apb_PWDATA    (s_apb_pwdata),
    .s_apb_PSTRB     (s_apb_pstrb),
    .s_apb_PPROT     (s_apb_pprot),
    .s_apb_PAUSER    (s_apb_pauser),
    .s_apb_PWUSER    (s_apb_pwuser),
    .s_apb_PRDATA    (s_apb_prdata),
    .s_apb_PSLVERR   (s_apb_pslverr),
    .s_apb_PWAKEUP   (s_apb_pwakeup),
    .s_apb_PRUSER    (s_apb_pruser),
    .s_apb_PBUSER    (s_apb_pbuser),
```

```

// Backend command interface
.cmd_valid      (backend_cmd_valid),
.cmd_ready      (backend_cmd_ready),
.cmd_pwrite     (backend_cmd_write),
.cmd_paddr      (backend_cmd_addr),
.cmd_pwdata     (backend_cmd_wdata),
.cmd_pstrb      (backend_cmd_strb),
.cmd_pprot      (backend_cmd_prot),
.cmd_pauser     (backend_cmd_auser),
.cmd_pwuser     (backend_cmd_wuser),

// Backend response interface
.rsp_valid      (backend_rsp_valid),
.rsp_ready      (backend_rsp_ready),
.rsp_prdata     (backend_rsp_rdata),
.rsp_pslverr    (backend_rsp_error),
.rsp_pruser     (backend_rsp_ruser),
.rsp_pbuser     (backend_rsp_buser),

// Wake-up
.wakeup_request (backend_wakeup),

// Parity interface (unused here because ENABLE_PARITY=0)
.s_apb_PWDATAPARITY ('0'),
.s_apb_PADDRPARITY  (1'b0),
.s_apb_PCTRLPARITY  (1'b0),
.s_apb_PRDATAPARITY (),
.s_apb_PREADYPARITY (),
.s_apb_PSLVERRPARITY (),
.parity_error_wdata (),
.parity_error_ctrl  ()
);

```

6.6 Design Notes

6.6.1 Backpressure Handling

- If backend cannot accept commands (cmd_ready=0), slave inserts wait states
- PREADY held low until backend accepts command and provides response

6.6.2 User Signal Propagation

- PAUSER/PWUSER captured during SETUP phase, forwarded to backend

- PRUSER/PBUSER from backend driven during ACCESS phase response

6.6.3 Wake-up Generation

wakeup_request is registered once before it drives s_apb_PWAKEUP, giving a single-cycle delay from request to assertion. The slave does not qualify PWAKEUP with bus state – it simply mirrors the (registered) backend request.

6.6.4 Parity Implementation

When ENABLE_PARITY=1 the slave checks the parity the master supplies and generates parity for its own outputs:

Parity signal	Direction	Covers	Granularity
s_apb_PWDATAPARITY[i]	Checked	PWDATA byte lane i	One bit per byte (STRB_WIDTH bits total)
s_apb_PADDRPARITY	Checked	Whole PADDR	One bit for the entire address
s_apb_PCTRLPARITY	Checked	{PWRITE, PSTRB, PPROT} concatenated	One bit for the whole control group
s_apb_PRDATAPARITY[i]	Generated	PRDATA byte lane i	One bit per byte
s_apb_PREADYPARITY	Generated	PREADY	One bit
s_apb_PSLVERRPARITY	Generated	PSLVERR	One bit

Each parity bit is the XOR reduction of the covered signals, so it is 1 when the covered field contains an odd number of ones (an even-parity encoding). Per-byte data parity detects one bit error in each byte independently; the single address and control bits detect only an odd number of errors across the whole group.

parity_error_wdata and parity_error_ctrl are combinational and qualified by s_apb_PSEL && s_apb_PENABLE; they read 0 outside the ACCESS phase and are hard-tied to 0 when ENABLE_PARITY=0. The slave reports mismatches but does not itself convert them into PSLVERR – that policy is left to the integrator.

6.7 Related Modules

- [APB5 Master](#) - APB5 master interface
 - [APB5 Slave CG](#) - Clock-gated variant
 - [APB5 Slave CDC](#) - Clock domain crossing variant
 - [APB4 Slave](#) - APB4 version for comparison
-

6.8 Testing

`val/amba/test_apb5_slave.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_slave.py -v
```

6.9 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

7 apb5_slave_cdc

Module: `apb5_slave_cdc.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready

7.1 Overview

The APB5 Slave CDC module provides clock domain crossing between an APB5 bus clock domain and a backend clock domain: full APB5 slave on the `pclk` side, a command/response backend interface on the `aclk` side, and transactions carried safely across the asynchronous boundary in between.

7.1.1 Key Features

- Full APB5 protocol support with CDC
- Asynchronous FIFO-based clock domain crossing (Gray pointers by default; Johnson available via `USE_JOHNSON`, and opt-in by design)
- All APB5 user signals (`PAUSER`, `PWUSER`, `PRUSER`, `PBUSER`)

- Wake-up request crossing via a dedicated level synchronizer
- Single DEPTH parameter sizes both directions
- Metastability protection with 2-flop pointer synchronizers

7.2 Parameters

Parameter	Type	Default	Description
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
PROT_WIDTH	int	3	Protection signal width
AUSER_WIDTH	int	4	Address user signal width
WUSER_WIDTH	int	4	Write user signal width
RUSER_WIDTH	int	4	Read user signal width
BUSER_WIDTH	int	4	Response user signal width
DEPTH	int	2	Skid-buffer depth of the wrapped apb5_slave; 2..8 inclusive (any integer)
USE_JOHNSON	int	0 (Gray)	CDC-FIFO pointer encoding: 0 Gray, 1 Johnson, -1 auto-select. See below.
ENABLE_PARITY	bit	0	Enable parity generation and checking
USE_2_PHASE_CDC	bit	1	Deprecated and ignored — retained for source compatibility

There is no CMD_DEPTH, RSP_DEPTH or SYNC_STAGES parameter on this module. The two asynchronous FIFOs are sized internally from DEPTH:

```
localparam int CDC_FIFO_DEPTH = (DEPTH < 4) ? 4 : DEPTH;
```


so the CDC FIFOs are never shallower than 4 entries regardless of DEPTH. The synchronizer depth is fixed at 2 flops (`N_FLOP_CROSS(2)` on both `gaxi_fifo_async` instances) and is not exposed as a parameter. If your design needs 3-flop synchronization for an extreme clock ratio, you're editing the instantiation in the RTL.

7.2.1 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
DW	DATA_WIDTH
AW	ADDR_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH
CPW	AW + DW + SW + PW + AUW + WUW + 1
RPW	DW + RUW + BUW + 1

7.3 Ports

7.3.1 Clock and Reset

Port	Direction	Width	Description
pclk	Input	1	APB bus clock
presetn	Input	1	APB reset (active low)
aclk	Input	1	Backend/user clock
aresetn	Input	1	Backend/user reset (active low)

The backend clock and reset are named `aclk` and `aresetn`, matching the rest of the AMBA library. There are no `bclk`/`bresetn` ports.

7.3.2 APB5 Slave Interface


Same as [apb5_slave](#) - operates in `pclk` domain, including the optional parity signals.

7.3.3 Backend Interface


Same command/response interface as [apb5_slave](#) - operates in the `aclk` domain. `wakeup_request` is also an `aclk`-domain input.

`parity_error_wdata` and `parity_error_ctrl` are **not** `aclk`-domain signals, despite sitting next to these ports. `apb5_slave` drives them combinatorially from the APB inputs (`s_apb_PSEL` & `s_apb_PENABLE ? ... : 1'b0`), so they are `pclk`-domain (gated-`pclk` in the CG variant) pulses valid only during the APB access phase. They cross no synchronizer. Sample them in `pclk`, or synchronize them yourself before using them in `aclk`.

7.4 Functional Description



Architecture



CDC Mechanism

Both directions cross through `gaxi_fifo_async` instances with a fixed 2-flop synchronizer (`N_FLOP_CROSS(2)`) on each pointer crossing. The command FIFO is written in `pclk` and read in `aclk`; the response FIFO is written in `aclk` and read in `pclk`.

The `wakeup_request` input is the one signal that does not go through a FIFO: it crosses from `aclk` into `pclk` through a `cdc_synchronizer` before reaching the wrapped `apb5_slave`. Because it is a level, not a pulse, this is safe — but it means `wakeup_request` must be held asserted long enough to be sampled in the `pclk` domain (at least two `pclk` periods).

7.4.1 CDC FIFO Pointer Encoding

The wrapper derives `CDC_FIFO_DEPTH = (DEPTH < 4) ? 4 : DEPTH` and hands that to two `gaxi_fifo_async` instances (command and response). Gray pointers only close on a power-of-2 depth, so a FIFO depth of 6 cannot use Gray — `gaxi_fifo_async` carries an elaboration-time `$error` for exactly that case.

`USE_JOHNSON` selects the encoding:

USE_JOHNSON	Encoding	Pointer width	Depth constraint
0 (default)	Gray	$\$clog2(\max(\text{DEPTH}, 4)) + 1$	floored $\max(\text{DEPTH}, 4)$ must be a power

USE_JOHNSON	Encoding	Pointer width	Depth constraint
			of 2: DEPTH in {2, 3, 4, 8}
1	Johnson	$\max(\text{DEPTH}, 4)$ bits	any depth
-1	auto	per depth	none — Gray when the derived FIFO depth is a power of 2, Johnson otherwise

The default is Gray, not auto. With defaults, DEPTH 2, 3, 4 and 8 elaborate (2, 3 and 4 all derive a depth-4 FIFO) and **DEPTH 5, 6 and 7 fail the build.** That is intentional. Johnson costs $\max(\text{DEPTH}, 4)$ -bit pointers against Gray's $\lceil \log_2(\max(\text{DEPTH}, 4)) + 1 \rceil$ (widths follow the floored FIFO depth, so the default DEPTH = 2 pays 4 bits vs 3) — at depth 6, 6 bits against 4 — duplicated in both domains and again in every synchronizer stage. Nobody should pay that because a default quietly decided for them.

If you want a non-power-of-2 depth, say so: pass USE_JOHNSON=1 for Johnson, or USE_JOHNSON=-1 to restore per-depth auto-selection. The capability is intact; only the default changed, so that the choice is visible in the instantiation.

USE_JOHNSON=0 with DEPTH=6 is an elaboration error, deliberately. Asking for Gray at a non-power-of-2 depth is a real configuration mistake and should fail the build.

The pointer encoding is selectable, and defaults to Gray. USE_JOHNSON feeds a localparam that resolves against the DERIVED depth:

```
localparam int CDC_FIFO_DEPTH = (DEPTH < 4) ? 4 : DEPTH;
localparam bit CDC_DEPTH_POW2 = ((CDC_FIFO_DEPTH & (CDC_FIFO_DEPTH - 1)) == 0);
localparam int CDC_USE_JOHNSON = (USE_JOHNSON >= 0) ? USE_JOHNSON :
(CDC_DEPTH_POW2 ? 0 : 1);
```

With the default USE_JOHNSON = 0, CDC_USE_JOHNSON is 0 and the crossing is Gray — the default DEPTH = 2 derives 4, a power of 2, so it elaborates. DEPTH = 6 would not; pass USE_JOHNSON = 1 for 6-bit Johnson pointers, or -1 to let the derived depth decide. See the CDC FIFO pointer encoding section above for the full table.

7.4.2 Reset Synchronization

presetn and aresetn are independent reset domains and either may be asserted alone. **A one-sided reset is not safe. Quiesce the bus first.**

The local reset clears that domain's own pointer, but the crossed copy of the *remote* pointer is a live synchronizer (glitch_free_n_dff_arn, N=2) that keeps sampling the non-reset domain the moment reset deasserts — it does not hold at zero. The reset side therefore comes back with its own pointer at zero and the remote pointer at whatever the other side had reached, which is not an empty FIFO. It is a mismatched one.

Two concrete consequences, neither of which is a clean discard:

- **Consumed commands are re-presented.** Pulsing `aresetn` with an **already-consumed** command in the cmd FIFO rewinds the read pointer behind the write pointer, so the backend sees that command again after reset. It does not time out — it re-executes. An *unread* command is not at risk: its read pointer is already behind the write pointer, so resetting it to 0 rewinds nothing and the entry is delivered exactly once.
- **The response FIFO can fabricate responses.** The same rewind on the response path presents entries the APB side never queued, so the APB master can complete a transfer that the backend did not answer.

Pointers being absolute positions rather than toggle parity is what makes the *steady-state* crossing reliable; it does not make a one-sided reset safe.

Neither reset is internally synchronized to the other domain's clock; each is expected to be already synchronized (or asynchronously asserted and synchronously deasserted) in its own domain by the integrator.

7.5 Timing Characteristics

7.5.1 Latency

- Crossing latency is the async-FIFO write-to-read pointer synchronization: on the order of 2-3 destination-clock cycles per direction, plus the source-clock cycle that performs the write
- A full APB transfer therefore costs the command crossing plus the response crossing before `READY` can assert
- Additional latency if the FIFOs are full (backpressure) or the backend is slow

7.5.2 Timing Considerations

Timing diagram pending. The signals and sequence this scenario exercises:

- pclk
 - aclk (different frequency)
 - APB transaction signals
 - FIFO write/read pointers
 - Backend transaction signals
 - CDC latency
-

7.6 Usage Examples

```

apb5_slave_cdc #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .RUSER_WIDTH     (4),
    .BUSER_WIDTH     (4),
    .DEPTH           (2),
    .ENABLE_PARITY   (0)
) u_apb5_slave_cdc (
    // APB clock domain
    .pclk             (apb_clk),
    .presetn          (apb_rst_n),

    // Backend clock domain
    .aclk             (backend_clk),
    .aresetn          (backend_rst_n),

    // APB5 slave interface (pclk domain)
    .s_apb_PSEL       (s_apb_psel),
    .s_apb_PENABLE    (s_apb_penable),
    // ... other APB signals

    // Backend interface (aclk domain)
    .cmd_valid        (backend_cmd_valid),
    .cmd_ready        (backend_cmd_ready),
    // ... other backend signals

    // Wake-up request (aclk domain, synchronized internally to pclk)
    .wakeup_request   (backend_wakeup)
);

```

7.7 Design Notes

7.7.1 FIFO Depth Sizing

- DEPTH sizes the apb5_slave skid buffers; the CDC FIFOs are sized separately as $\max(\text{DEPTH}, 4)$, so the crossing itself is never shallower than 4 entries even at the default DEPTH=2
 - Deeper FIFOs buy tolerance for a slow backend or a bursty APB master; they do not reduce the per-transfer crossing latency
 - Because APB is single-outstanding, depth beyond a handful of entries has little effect on throughput for this module
-

7.8 Related Modules

- [APB5 Slave](#) - Base slave without CDC
 - [APB5 Slave CDC CG](#) - CDC with clock gating
 - [GAXI Async FIFO](#) - The async FIFO used for both crossings
 - [Clock Domain Crossing](#) - CDC design patterns and reset behavior
-

7.9 Testing

val/amba/test_apb5_slave_cdc.py exercises this module. It collects 3 parameter cases at the default REG_LEVEL.

```
source env_python
pytest val/amba/test_apb5_slave_cdc.py -v
```

7.10 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

8 apb5_slave_cdc_cg

Module: apb5_slave_cdc_cg.sv **Location:** rtl/amba/apb5/ **Status:** Production Ready

8.1 Overview

The APB5 Slave CDC + Clock-Gated module combines clock domain crossing with clock gating for maximum power efficiency. It wraps `apb5_slave_cdc` with clock gating control to cut power during idle periods while keeping operation safe across asynchronous clock boundaries.

8.1.1 Key Features

- Full APB5 protocol support with all extensions
- Asynchronous clock domain crossing (APB to backend)
- Clock gating for power reduction during idle
- All APB5 user signals (PAUSER, PWUSER, PRUSER, PBUSER)
- PWAKEUP signal handling across domains
- Optional parity support for data integrity
- Automatic wake-up on transaction activity

8.2 Parameters

Parameter	Type	Default	Description
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
PROT_WIDTH	int	3	Protection signal width
AUSER_WIDTH	int	4	Address user signal width
WUSER_WIDTH	int	4	Write user signal width
RUSER_WIDTH	int	4	Read user signal width
BUSER_WIDTH	int	4	Response user signal width
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
DEPTH	int	2	Skid-buffer depth of the wrapped slave; CDC FIFOs use $\max(\text{DEPTH}, 4)$
USE_JOHNSON	int	0 (Gray)	Forwarded to <code>apb5_slave_cdc</code> : 0 Gray, 1 Johnson, -1 auto.

Parameter	Type	Default	Description
			Newly reachable from this level — it used to be unreachable, so a CG instance could not select the encoding at all.
ENABLE_PARITY	bit	0	Enable parity generation and checking
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max idle = $2^N - 1$ cycles)
USE_2_PHASE_CDC	bit	1	Deprecated and ignored — retained for source compatibility

As with [apb5_slave_cdc](#), there is no SYNC_STAGES parameter: pointer synchronization is fixed at 2 flops inside the async FIFOs.

8.2.1 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
DW	DATA_WIDTH
AW	ADDR_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH
ICW	CG_IDLE_COUNT_WIDTH
CPW	$AW + DW + SW + PW + AUW + WUW + 1$
RPW	$DW + RUW + BUW + 1$

8.3 Ports

8.3.1 Clock and Reset

Port	Direction	Width	Description
pclk	Input	1	APB bus clock
presetn	Input	1	APB reset (active low)
acclk	Input	1	User/backend clock
aresetn	Input	1	User reset (active low)

8.3.2 Clock Gating Configuration

Port	Direction	Width	Description
cfg_cg_enable	Input	1	Enable clock gating
cfg_cg_idle_count	Input	CG_IDLE_COUNT_WIDTH	Idle cycles before gating

8.3.3 APB5 Slave Interface

Same as [apb5_slave](#) - operates in pclk domain.


8.3.4 Backend Interface

Same command/response interface as [apb5_slave_cdc](#) - operates in acclk domain.


8.3.5 Status Outputs

Port	Direction	Width	Description
apb_clock_gating	Output	1	Indicates clock is currently gated
parity_error_wdata	Output	1	Write data parity error detected
parity_error_ctrl	Output	1	Control signal parity error

8.4 Functional Description



Architecture



Wake-up Logic

The aclk-domain activity terms are ORed together and passed through a two-flop synchronizer before being combined with the pclk-domain terms. Without that synchronizer, these signals would cross domains unsynchronized.

8.5 Timing Characteristics

8.5.1 Timing Considerations

Timing diagram pending. The signals and sequence this scenario exercises:

- pclk (ungated)
- gated_pclk
- aclk (different frequency)
- s_apb_PSEL (wake trigger)
- apb_clock_gating indicator

- Transaction flow across CDC with gating
 - Wake-up latency from PSEL to clock active
-

8.6 Usage Examples

```

apb5_slave_cdc_cg #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .AUSER_WIDTH     (4),
    .WUSER_WIDTH     (4),
    .RUSER_WIDTH     (4),
    .BUSER_WIDTH     (4),
    .DEPTH           (2),
    .ENABLE_PARITY    (0),
    .CG_IDLE_COUNT_WIDTH(4)
) u_apb5_slave_cdc_cg (
    // APB clock domain
    .pclk              (apb_clk),
    .presetn           (apb_rst_n),

    // User clock domain
    .aclk              (user_clk),
    .aresetn           (user_rst_n),

    // Clock gating
    .cfg_cg_enable     (1'b1),
    .cfg_cg_idle_count (4'd8),
    .apb_clock_gating  (slave_clk_gated),

    // APB5 slave interface (pclk domain)
    .s_apb_PSEL        (s_apb_psel),
    .s_apb_PENABLE     (s_apb_penable),
    .s_apb_PREADY       (s_apb_pready),
    // ... other APB signals

    // Backend interface (aclk domain)
    .cmd_valid          (backend_cmd_valid),
    .cmd_ready          (backend_cmd_ready),
    // ... other command signals

    .rsp_valid          (backend_rsp_valid),
    .rsp_ready          (backend_rsp_ready),
    // ... other response signals

    // Wake-up control (aclk domain)

```

```

        .wakeup_request      (backend_wakeup)
    );

```

8.7 Design Notes

8.7.1 Power and Latency Trade-offs


Wake-up is **registered, not combinational**. Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream, APB) or twice (APB5, AXI5-Stream) before reaching the ICG enable, which is combinational. A pclk-domain trigger (PSEL or PENABLE) passes through this wrapper's r_wakeup and then through the flop inside amba_clock_gate_ctrl, so APB5 is a two-stage family and the first usable gated pclk rising edge arrives **3 ungated pclk cycles** after the trigger. An aclk-domain trigger (cmd_valid, rsp_valid, wakeup_request) first crosses a 2-flop synchronizer into pclk, adding about two more pclk cycles.

Configuration	Power Savings	Wake-up Latency from PSEL
CG disabled	None	0 cycles (clock always running)
CG idle=4	Moderate	2 register stages; first usable edge 3 ungated pclk cycles
CG idle=16 ¹	Good	2 register stages; first usable edge 3 ungated pclk cycles

The wake-up latency does not depend on cfg_cg_idle_count; the idle count only controls how long the block waits before gating. Latency is absorbed as APB wait states, since the slave holds PREADY low until it is running again.

Deliberately keeping the wake-up path registered avoids driving a clock-gate enable from a combinational function of a bus input. The gating element itself is an ICG cell instantiated by clock_gate_ctrl, which is glitch-free by construction. ICG cells are an ASIC library primitive; FPGA targets should use a clock-enable approach instead.

¹ idle=16 requires CG_IDLE_COUNT_WIDTH >= 5. At the default of 4 the counter holds 0-15, so writing 16 truncates to 0 and gates after the first idle cycle – the opposite of the intent. Raise the parameter for this row.



Combined Feature Hierarchy

8.7.2 Reset Considerations

- APB domain reset (presetn) controls the APB interface, the wake-up synchronizer and the clock gate
 - User domain reset (aresetn) controls the backend side of the CDC FIFOs
 - Each reset must already be synchronized (or asynchronously asserted and synchronously deasserted) in its own domain by the integrator; this module does not synchronize either reset into the other domain
 - A one-sided reset is NOT safe: the crossed pointer copy is a live synchronizer, so the reset side returns with its own pointer at zero against a remote pointer that kept advancing. Quiesce the bus first — see [apb5_slave_cdc](#) for the mechanism and for the in-flight transaction caveat
-

8.8 Related Modules

- [APB5 Slave](#) - Base slave module
 - [APB5 Slave CDC](#) - CDC variant without clock gating
 - [APB5 Slave CG](#) - Clock gating without CDC
-

8.9 Testing

`val/amba/test_apb5_slave_cdc_cg.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_slave_cdc_cg.py -v
```

8.10 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

9 APB5 Slave (Clock-Gated)

Module: `apb5_slave_cg.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready

9.1 Overview

Clock-gated variant of the APB5 Slave module. Wraps the base `apb5_slave` with clock gating control logic to reduce dynamic power consumption when no transactions are active.

9.1.1 Key Features

- All APB5 Slave features (see [apb5_slave](#))
 - Automatic clock gating during idle periods
 - Registered wake-up on PSEL assertion, through a glitch-free ICG cell
 - Configurable idle threshold
 - Gating status output
-

9.2 Parameters


Parameter	Default	Description
ADDR_WIDTH	32	
DATA_WIDTH	32	
STRB_WIDTH	$\text{DATA_WIDTH} / 8$	
PROT_WIDTH	3	
AUSER_WIDTH	4	
WUSER_WIDTH	4	
RUSER_WIDTH	4	
BUSER_WIDTH	4	
DEPTH	2	
ENABLE_PARITY	0	
CG_IDLE_COUNT_WIDTH	4	
DW	DATA_WIDTH	
AW	ADDR_WIDTH	
SW	STRB_WIDTH	
PW	PROT_WIDTH	
AUW	AUSER_WIDTH	
WUW	WUSER_WIDTH	
RUW	RUSER_WIDTH	
BUW	BUSER_WIDTH	
ICW	CG_IDLE_COUNT_WIDTH	
CPW	$\text{AW} + \text{DW} + \text{SW} + \text{PW} + \text{AUW} + \text{WUW} + 1$	
RPW	$\text{DW} + \text{RUW} + \text{BUW} + 1$	

9.3 Ports

Port	Dir	Width	Description
pclk	In	1	
presetn	In	1	

Port	Dir	Width	Description
cfg_cg_enable	In	1	
cfg_cg_idle_count	In	[ICW-1:0]	
s_apb_PSEL	In	1	
s_apb_PENABLE	In	1	
s_apb_PREADY	Out	1	
s_apb_PADDR	In	[AW-1:0]	
s_apb_PWRITE	In	1	
s_apb_PWDATA	In	[DW-1:0]	
s_apb_PSTRB	In	[SW-1:0]	
s_apb_PPROT	In	[PW-1:0]	
s_apb_PAUSER	In	[AUW-1:0]	
s_apb_PWUSER	In	[WUW-1:0]	
s_apb_PRDATA	Out	[DW-1:0]	
s_apb_PSLVERR	Out	1	
s_apb_PWAKEUP	Out	1	
s_apb_PRUSER	Out	[RUW-1:0]	
s_apb_PBUSER	Out	[BUW-1:0]	
s_apb_PWDATAPARITY	In	[SW-1:0]	
s_apb_PADDRPARITY	In	1	
s_apb_PCTRLPARITY	In	1	
s_apb_PRDATAPARITY	Out	[SW-1:0]	
s_apb_PREADYPARITY	Out	1	
s_apb_PSLVERRPARITY	Out	1	
cmd_valid	Out	1	
cmd_ready	In	1	
cmd_pwrite	Out	1	
cmd_paddr	Out	[AW-1:0]	

Port	Dir	Width	Description
cmd_pwdata	Out	[DW-1:0]	
cmd_pstrb	Out	[SW-1:0]	
cmd_pprot	Out	[PW-1:0]	
cmd_pauser	Out	[AUW-1:0]	
cmd_pwuser	Out	[WUW-1:0]	
rsp_valid	In	1	
rsp_ready	Out	1	
rsp_prdata	In	[DW-1:0]	
rsp_pslverr	In	1	
rsp_pruser	In	[RUW-1:0]	
rsp_pbuser	In	[BUW-1:0]	
wakeup_request	In	1	
parity_error_wdata	Out	1	
parity_error_ctrl	Out	1	
apb_clock_gating	Out	1	



Functional Description

9.3.1 Additional Parameters

Parameter	Type	Default	Description
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter
FIFO_DEPTH	int	2	FIFO depth.

Parameter	Type	Default	Description
ENABLE_PARITY	bit	0	Enable APB5 parity generation and checking.

All other parameters inherited from [apb5_slave](#).

9.3.2 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
STRB_WIDTH	DATA_WIDTH / 8
DW	DATA_WIDTH
AW	ADDR_WIDTH
SW	STRB_WIDTH
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
RUW	RUSER_WIDTH
BUW	BUSER_WIDTH
ICW	CG_IDLE_COUNT_WIDTH
CPW	AW + DW + SW + PW + AUW + WUW + 1
RPW	DW + RUW + BUW + 1

9.3.3 Additional Ports

9.3.4 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

9.3.5 Clock Gating Status

Port	Width	Direction	Description
apb_clock_gating	1	Output	High while the internal clock is gated off

There is no cumulative gated-cycle counter port on this module. If a gated-cycle total is needed, count `apb_clock_gating` in the integrating logic on the ungated `pclk`.

All ports of `apb5_slave` – including the parity signals, `wakeup_request`, `parity_error_wdata` and `parity_error_ctrl` – are present unchanged and pass straight through to the wrapped core.

9.3.6 Clock Gating Behavior

9.3.7 Wake-up Trigger

The wrapper keeps the clock running whenever any of the following is high:

```
s_apb_PSEL || s_apb_PENABLE || cmd_valid || rsp_valid ||  
wakeup_request
```

That term is registered into `r_wakeup` on the ungated `pclk`, and `amba_clock_gate_ctrl` registers it once more before it reaches the gating condition. Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream) before reaching the ICG enable, which is combinational. APB5 is a **two-stage** family, so the first gated-clock rising edge available to the wrapped `apb5_slave` arrives **3 ungated pclk cycles** after activity asserts. Because the slave signals not-ready by holding `PREADY` low, those cycles simply appear to the master as APB wait states.

The gating element is an ICG (integrated clock gating) cell instantiated by `clock_gate_ctrl`, so enable transitions are glitch-free. ICG cells are an ASIC library primitive; on FPGA targets use a clock-enable approach instead.

Gating engages `cfg_cg_idle_count + 1` ungated `pclk` cycles after the internal wakeup deasserts, which is `cfg_cg_idle_count + 3` cycles after the last bus activity, because APB5 adds two register stages ahead of the ICG enable.

Timing diagram pending. The signals and sequence this scenario exercises:

- `pclk`
- `gated_pclk`
- `s_apb_PSEL`
- `apb_clock_gating`

- Wake-up latency (two register stages; first usable gated edge 3 ungated pclk cycles after activity) ## Timing Characteristics

This module is **purely combinational** – it contains no `always_ff` and no latch, so it holds no state and adds no clock cycles. Its outputs settle a propagation delay after its inputs, and it introduces no latency into a pipeline that instantiates it.

Timing closure is therefore a question of the surrounding logic's slack, not of this module's cycle count. No synthesis figures are quoted; none have been measured.

9.4 Usage Examples

```
apb5_slave_cg #(
    .ADDR_WIDTH      (32),
    .DATA_WIDTH      (32),
    .CG_IDLE_COUNT_WIDTH(4)
) u_apb5_slave_cg (
    .pclk             (apb_clk),
    .presetn          (apb_rst_n),

    // Clock gating
    .cfg_cg_enable    (1'b1),
    .cfg_cg_idle_count (4'd4),
    .apb_clock_gating (slave_clk_gated),

    // APB5 interface (same as apb5_slave)
    // ...
);
```

9.5 Design Notes

A peer's READY must never enter the activity term. A consumer that parks its response-ready high while idle is behaving correctly; folding that signal into `user_valid` pins this block permanently awake and defeats gating entirely – silently, because function is unaffected. Ten wrappers in this repository shipped that way and nothing failed until someone measured. `val/amba/test_cg_peer_ready.py` parks the peer READY high, holds every VALID low, and requires `cg_gating`. Canonical rule: `vault/handbook/design/clock-gating-activity-terms.md`.

cfg_cg_enable is not a kill switch. It arms gating and reaches `amba_clock_gate_ctrl` only; the datapath and any monitor enables are forwarded untouched. With it low the clock free-runs and this module behaves exactly like its base.

Gating latency. The clock stops `cfg_cg_idle_count + 2` cycles after the last bus activity – the idle counter, plus one for the `r_wakeup` flop. Size the idle count against your traffic’s inter-burst gap: too small and the block wakes constantly, too large and it never gates.

Cost. Five flops: `r_wakeup` plus `r_idle_counter` at `IDLE_CNTR_WIDTH`, scaling as $1 + \text{CG_IDLE_COUNT_WIDTH}$. The ICG itself is a latch or BUFGCE, not fabric flops.

9.6 Related Modules

- [APB5 Slave](#) - Base module documentation
 - [APB5 Master CG](#) - Clock-gated master
-

9.7 Testing

`val/amba/test_apb5_slave_cg.py` exercises this module. It collects 3 parameter cases at the default `REG_LEVEL`.

```
source env_python
pytest val/amba/test_apb5_slave_cg.py -v
```

9.8 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

10 APB5 Slave Stub


Module: `apb5_slave_stub.sv` **Location:** `rtl/amba/apb5/` **Status:** Production Ready

10.1 Overview

The APB5 Slave Stub provides a simplified packed-data interface for responding to APB5 transactions. It implements a complete APB5 slave with packet-based command/response interfaces, making it ideal for testbenches and simple backend implementations.

10.1.1 Key Features

- Packed command/response packet interface
 - Complete APB5 slave FSM implementation
 - All APB5 extensions (PAUSER, PWUSER, PRUSER, PBUSER)
 - PWAKEUP signal generation to master
 - Optional parity support with error detection
 - Skid buffers for command and response paths
-



Functional Description

10.1.2 Packet Formats

10.1.3 Command Packet Structure

`cmd_data = {pwrite, pprot, pstrb, paddr, pdata, pauser, pwuser}`

Field	Width	Description
pwrite	1	Write/read indicator
pprot	PROT_WIDTH	Protection attributes

Field	Width	Description
pstrb	STRB_WIDTH	Write byte strobes
paddr	ADDR_WIDTH	Transaction address
pwwdata	DATA_WIDTH	Write data
pauser	AUSER_WIDTH	Address user signal
pwuser	WUSER_WIDTH	Write user signal

10.1.4 Response Packet Structure

rsp_data = {pslverr, prdata, pruser, pbuser}

Field	Width	Description
pslverr	1	Error response
prdata	DATA_WIDTH	Read data
pruser	RUSER_WIDTH	Read user signal
pbuser	BUSER_WIDTH	Response user signal

```
stateDiagram-v2
    [*] --> IDLE
```


```
IDLE --> XFER_DATA : PSEL & PENABLE & cmd_ready
XFER_DATA --> IDLE : rsp_valid
```

```
state IDLE {
    note right of IDLE : Wait for APB access
}
state XFER_DATA {
    note right of XFER_DATA : Wait for backend response
}
```

10.1.5 State Descriptions

State	Description
IDLE	Waiting for APB transaction (PSEL & PENABLE)
XFER_DATA	Command sent, waiting for response from backend

10.1.6 Transaction Flow



Read Transaction

10.1.7 Timing

Timing diagram pending. The signals and sequence this scenario exercises:

- pclk
- APB signals (PSEL, PENABLE, PADDR, PWRITE, PREADY, PRDATA)
- cmd_valid, cmd_ready, cmd_data
- rsp_valid, rsp_ready, rsp_data
- State transitions IDLE -> XFER_DATA -> IDLE ## Parameters

Parameter	Type	Default	Description
DEPTH	int	4	Skid-buffer depth in entries; 2..8 inclusive (any integer)
ADDR_WIDTH	int	32	APB address bus width
DATA_WIDTH	int	32	APB data bus width
PROT_WIDTH	int	3	Protection signal width

Parameter	Type	Default	Description
AUSER_WIDTH	int	4	Address user signal width
WUSER_WIDTH	int	4	Write user signal width
RUSER_WIDTH	int	4	Read user signal width
BUSER_WIDTH	int	4	Response user signal width
ENABLE_PARITY	bit	0	Enable parity signals
STRB_WIDTH	int	DATA_WIDTH/8	Write strobe width
CMD_PACKET_WIDTH	int	(calculated)	Total command packet width
RESP_PACKET_WIDTH	int	(calculated)	Total response packet width

CMD_PACKET_WIDTH and RESP_PACKET_WIDTH are computed from the width parameters and must not be overridden:

```
CMD_PACKET_WIDTH = ADDR_WIDTH + DATA_WIDTH + STRB_WIDTH + PROT_WIDTH
                  + AUSER_WIDTH + WUSER_WIDTH + 1
                  // the single bit is pwrite
```

```
RESP_PACKET_WIDTH = DATA_WIDTH + RUSER_WIDTH + BUSER_WIDTH + 1
                  // the single bit is pslverr
```

With all defaults this gives CMD_PACKET_WIDTH = 80 and RESP_PACKET_WIDTH = 41.

Unlike [apb5_master_stub](#), the slave stub packets carry no first/last markers and no wakeup bit, so the two stubs' packet widths are not interchangeable.

10.1.8 Derived Parameters (do not override)

These are declared as parameter so the elaborator can compute them, not so callers can set them. Each defaults to an expression over the parameters above; overriding one desynchronises it from its source and the design fails to elaborate or silently mis-sizes a bus. Set the parameters they are derived FROM and leave these alone.

Derived parameter	Default expression
DW	DATA_WIDTH
AW	ADDR_WIDTH
SW	STRB_WIDTH

Derived parameter	Default expression
PW	PROT_WIDTH
AUW	AUSER_WIDTH
WUW	WUSER_WIDTH
CPW	CMD_PACKET_WIDTH
RPW	RESP_PACKET_WIDTH

10.2 Ports

10.2.1 Clock and Reset

Port	Width	Direction	Description
pclk	1	Input	APB clock
presetn	1	Input	APB reset (active low)

10.2.2 APB5 Slave Interface

Port	Width	Direction	Description
s_apb_PSEL	1	Input	APB select signal
s_apb_PENABLER	1	Input	APB enable signal
s_apb_PADDR	ADDR_WIDTH	Input	APB address
s_apb_PWRITE	1	Input	Write/read indicator
s_apb_PWDATA	DATA_WIDTH	Input	Write data
s_apb_PSTRB	STRB_WIDTH	Input	Write byte strobes
s_apb_PPROT	PROT_WIDTH	Input	Protection attributes
s_apb_PAUSER	AUSER_WIDTH	Input	User request attributes
s_apb_PWUSER	WUSER_WIDTH	Input	User write attributes
s_apb_PRDATA	DATA_WIDTH	Output	Read data to

Port	Width	Direction	Description
			master
s_apb_PSLVERR	1	Output	Slave error response
s_apb_PREADY	1	Output	Slave ready
s_apb_PWAKEUP	1	Output	Wake-up to master
s_apb_PRUSER	RUSER_WIDTH	Output	User read attributes
s_apb_PBUSER	BUSER_WIDTH	Output	User response attributes

10.2.3 Parity Signals (Optional)

Present unconditionally; meaningful only when ENABLE_PARITY=1. Semantics are identical to [apb5_slave](#).

Port	Width	Direction	Description
s_apb_PWDATAPARTY	STRB_WIDTH	Input	Write data parity from master
s_apb_PADDRPARITY	1	Input	Address parity from master
s_apb_PCTRLPARITY	1	Input	Control signals parity from master
s_apb_PRDATAPARTY	STRB_WIDTH	Output	Read data parity to master
s_apb_PREADYPARTY	1	Output	PREADY parity to master
s_apb_PSLVERRPARTY	1	Output	PSLVERR parity to master

10.2.4 Command Packet Interface

Port	Width	Direction	Description
cmd_valid	1	Output	Command packet valid
cmd_ready	1	Input	Backend ready for command
cmd_data	CMD_PACKET_WIDTH	Output	Packed command data

10.2.5 Response Packet Interface

Port	Width	Direction	Description
rsp_valid	1	Input	Response packet valid
rsp_ready	1	Output	Ready for response
rsp_data	RESP_PACKET_WIDTH	Input	Packed response data

10.2.6 Control and Status

Port	Width	Direction	Description
wakeup_request	1	Input	Assert PWAKEUP to master
parity_error_write_data	1	Output	Write data parity error
parity_error_control	1	Output	Control signal parity error

10.3 Timing Characteristics

This module is **purely combinational** – it contains no `always_ff` and no latch, so it holds no state and adds no clock cycles. Its outputs settle a propagation delay after its inputs, and it introduces no latency into a pipeline that instantiates it.

Timing closure is therefore a question of the surrounding logic's slack, not of this module's cycle count. No synthesis figures are quoted; none have been measured.

10.4 Usage Examples

```
apb5_slave_stub #(
    .DEPTH          (4),
    .ADDR_WIDTH     (32),
    .DATA_WIDTH     (32),
    .AUSER_WIDTH    (4),
    .WUSER_WIDTH    (4),
    .RUSER_WIDTH    (4),
    .BUSER_WIDTH    (4),
    .ENABLE_PARITY  (0)
) u_apb5_slave_stub (
    .pclk           (apb_clk),
    .presetn        (apb_rst_n),

    // APB5 slave interface
    .s_apb_PSEL     (s_apb_psel),
    .s_apb_PENABLE  (s_apb_penable),
    .s_apb_PADDR    (s_apb_paddr),
    .s_apb_PWRITE   (s_apb_pwrite),
    .s_apb_PWDATA   (s_apb_pwdata),
    .s_apb_PSTRB    (s_apb_pstrb),
    .s_apb_PPROT    (s_apb_pprot),
    .s_apb_PAUSER   (s_apb_pauser),
    .s_apb_PWUSER   (s_apb_pwuser),
    .s_apb_PRDATA   (s_apb_prdata),
    .s_apb_PSLVERR  (s_apb_pslverr),
    .s_apb_PREADY   (s_apb_pready),
    .s_apb_PWAKEUP  (s_apb_pwakeup),
    .s_apb_PRUSER   (s_apb_pruser),
    .s_apb_PBUSER   (s_apb_pbuser),

    // Packed command interface
    .cmd_valid      (be_cmd_valid),
    .cmd_ready      (be_cmd_ready),
    .cmd_data       (be_cmd_data),

    // Packed response interface
    .rsp_valid      (be_rsp_valid),
    .rsp_ready      (be_rsp_ready),
    .rsp_data       (be_rsp_data),

    // Wake-up control
    .wakeup_request (be_wakeup),
```



```

// Parity interface (unused here because ENABLE_PARITY=0)
.s_apb_PWDATAPARITY ('0'),
.s_apb_PADDRPARITY  (1'b0),
.s_apb_PCTRLPARITY  (1'b0),
.s_apb_PRDATAPARITY (),
.s_apb_PREADYPARITY (),
.s_apb_PSLVERRPARITY (),
.parity_error_wdata (),
.parity_error_ctrl  ()
);

// Simple backend: return stored_data with no error and zeroed user
// fields.
// Build the response from the parameters, not from literal widths --
// the user
// fields are RUSER_WIDTH and BUSER_WIDTH wide, not a fixed 8 bits.
localparam int RUW = 4; // RUSER_WIDTH
localparam int BUW = 4; // BUSER_WIDTH

always_ff @(posedge apb_clk) begin
    if (!apb_rst_n) begin
        be_rsp_valid <= 1'b0;
    end else if (be_cmd_valid && be_cmd_ready) begin
        be_rsp_valid <= 1'b1;
        // {pslverr, prdata, pruser, pbuser}
        be_rsp_data <= {1'b0, stored_data, {RUW{1'b0}}, {BUW{1'b0}}};
    end else if (be_rsp_ready) begin
        be_rsp_valid <= 1'b0;
    end
end
end

```

10.5 Design Notes

10.5.1 Skid Buffers

The stub uses skid buffers on both command and response paths: - **Command skid buffer:** Absorbs command while FSM transitions - **Response skid buffer:** Allows backend to push response before slave ready

10.5.2 Parity Implementation

When ENABLE_PARITY=1: - **Checking:** parity verified on incoming PWDATA (one bit per byte lane), PADDR (one bit for the whole address) and {PWRITE, PSTRB, PPROT} (one bit for the whole control group) - **Generation:** parity generated for outgoing PRDATA (one bit per byte lane), PREADY and PSLVERR - Each parity bit is the XOR reduction of the covered signals, an even-parity

encoding - parity_error_wdata and parity_error_ctrl are combinational and qualified by s_apb_PSEL && s_apb_PENABLE; both are hard-tied to 0 when ENABLE_PARITY=0

10.5.3 Wake-up Handling

The wakeup_request input is registered before driving s_apb_PWAKEUP: - Provides clean synchronization - Single-cycle delay from request to PWAKEUP assertion

10.6 Related Modules

- [APB5 Slave](#) - Full slave module
 - [APB5 Master Stub](#) - Corresponding master stub
-

10.7 Testing

val/amba/test_apb5_slave_stub.py exercises this module. It collects 3 parameter cases at the default REG_LEVEL.

```
source env_python
pytest val/amba/test_apb5_slave_stub.py -v
```

10.8 Navigation

- [← Back to APB5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)