



RTL Design Sherpa

RTL AMBA AXI5 Module Reference — Rev 0.90

July 2026

Table of Contents

1 AXI5 (Advanced eXtensible Interface - AMBA 5) Modules.....	21
1.1 Overview.....	21
1.1.1 Scope of This Implementation.....	22
1.2 AXI5 Features Implemented.....	22
1.3 AXI5 Features Not Implemented.....	24
1.4 AXI4 vs AXI5.....	24
1.5 Module Categories.....	25
1.5.1 Master Components.....	25
1.5.2 Slave Components.....	26
1.5.3 Monitor Components.....	26
1.6 Key Features.....	27
1.6.1 AXI5 Channel Support.....	27
1.6.2 Advanced Features.....	27
1.6.3 Power Management.....	28
1.6.4 Monitoring and Debug.....	28
1.7 Protocol Details.....	28
1.7.1 AXI5 Channel Overview.....	28
1.7.2 AXI5 Sideband Signals Carried by These Modules.....	28
1.7.3 Burst Types.....	29
1.8 Usage Example.....	30
1.8.1 Using AXI5 Read Master.....	30
1.8.2 Using AXI5 Write Master.....	31

1.8.3 Using Integrated Monitor Modules.....	32
1.9 Design Notes.....	32
1.9.1 FUB Interface Pattern.....	32
1.9.2 Migration from AXI4.....	32
1.9.3 Monitor Integration.....	33
1.9.4 Performance Characteristics.....	33
1.10 Related Modules.....	33
1.11 Testing.....	33
1.12 References.....	34
1.12.1 Specifications.....	34
1.12.2 Source Code.....	34
1.13 Navigation.....	34
2 AXI5 Atomic Filter.....	34
2.1 Overview.....	34
2.1.1 Key Features.....	35
2.2 Parameters.....	35
2.3 Ports.....	36
2.4 Integration.....	36
2.5 Design Notes and Constraints.....	36
2.6 Verification.....	37
2.7 Related Modules.....	37
3 AXI5 Master Read.....	37
3.1 Overview.....	37
3.1.1 Key Features.....	37

3.2 Parameters.....	38
3.2.1 Derived Parameters.....	39
3.3 Ports.....	40
3.3.1 Clock and Reset.....	40
3.3.2 FUB AXI5 Interface (Slave Side - Input).....	40
3.3.3 Master AXI5 Interface (Output Side).....	42
3.3.4 Status Outputs.....	42
3.4 Functional Description.....	42
3.4.1 Architecture.....	42
3.4.2 AXI5 Enhancements Over AXI4.....	43
3.4.3 Signal Packing Logic.....	43
3.5 Timing.....	44
3.5.1 Basic Read Transaction.....	44
3.5.2 Chunked Read Transaction.....	44
3.5.3 Memory Tagging Extension (MTE).....	45
3.6 Usage Example.....	45
3.7 Design Notes.....	47
3.7.1 AXI5 vs AXI4 Differences.....	47
3.7.2 Memory Tagging Extension (MTE).....	47
3.7.3 Chunking Support.....	47
3.7.4 Feature Enable Strategy.....	47
3.8 Related Modules.....	48
3.9 Navigation.....	48
4 AXI5 Master Read with Clock Gating.....	48

4.1 Overview.....	48
4.1.1 Key Features.....	48
4.2 Parameters.....	49
4.2.1 Derived Parameters.....	50
4.3 Ports.....	51
4.3.1 Clock and Reset.....	51
4.3.2 Clock Gating Configuration.....	51
4.3.3 FUB AXI5 Interface (Slave Side - Input).....	51
4.3.4 Master AXI5 Interface (Output Side).....	54
4.3.5 Clock Gating Status Outputs.....	54
4.4 Functional Description.....	54
4.4.1 Clock Gating Operation.....	54
4.4.2 Ready Deassertion and Wake Behavior.....	55
4.4.3 Integration Caveat: fub_axi_rready in the Activity Term.....	55
4.4.4 Idle Counter Configuration.....	55
4.4.5 Power Savings Analysis.....	56
4.5 Timing.....	56
4.5.1 Clock Gating Activation.....	56
4.5.2 Clock Gating Wake-up.....	57
4.6 Usage Example.....	57
4.7 Design Notes.....	59
4.7.1 Clock Gating vs. Always-On.....	59
4.7.2 Configuration Strategies.....	59
4.7.3 Integration with System Power Management.....	60

4.7.4 Verification Considerations.....	60
4.8 Related Modules.....	60
4.9 Navigation.....	60
5 AXI5 Master Read with Monitor.....	61
5.1 Overview.....	61
5.1.1 Key Features.....	61
5.2 Parameters.....	62
5.3 Ports.....	66
5.3.1 Clock and Reset.....	66
5.3.2 FUB AXI5 Interface (Slave Side - Input).....	66
5.3.3 Master AXI5 Interface (Output Side).....	66
5.3.4 Monitor Configuration.....	66
5.3.5 AXI Protocol Filtering Configuration.....	68
5.3.6 Monitor Bus Output.....	68
5.3.7 Status Outputs.....	69
5.3.8 Packet filters.....	70
5.4 Functional Description.....	71
5.4.1 Monitor Backpressure (block_ready).....	71
5.4.2 Address-Range Checker.....	72
5.4.3 Monitor Bus Packet Format.....	73
5.4.4 Filtering Hierarchy (two active levels, one reserved).....	73
5.4.5 Error Detection Events.....	74
5.4.6 Configuration Conflict Detection.....	74
5.4.7 Performance Monitoring.....	74

5.5 Timing.....	77
5.5.1 Monitored Read Transaction with Error.....	77
5.5.2 Timeout Detection.....	77
5.5.3 Performance Monitoring.....	78
5.6 Usage Example.....	78
5.6.1 Functional Verification Configuration.....	78
5.6.2 Performance Analysis Configuration.....	80
5.7 Design Notes.....	80
5.7.1 Configuration Best Practices.....	80
5.7.2 Transaction Table Sizing.....	81
5.7.3 Filtering Strategy.....	81
5.7.4 Monitor Bus Backpressure.....	81
5.8 Related Modules.....	81
5.9 Navigation.....	82
6 AXI5 Master Read with Monitor and Clock Gating.....	82
6.1 Overview.....	82
6.1.1 Key Features.....	82
6.2 Parameters.....	83
6.2.1 Filter configuration (forwarded).....	87
6.3 Ports.....	87
6.3.1 Clock and Reset.....	87
6.3.2 Clock Gating Configuration.....	87
6.3.3 FUB AXI5 Interface (Slave Side - Input).....	88
6.3.4 Master AXI5 Interface (Output Side).....	88

6.3.5 Monitor Configuration.....	88
6.3.6 Monitor Bus Output.....	88
6.3.7 Status Outputs.....	88
6.4 Functional Description.....	90
6.4.1 Combined Monitoring and Power Management.....	90
6.4.2 Clock Gating with Monitor Active.....	91
6.4.3 Ready Signal Control During Gating.....	91
6.4.4 Performance Monitoring.....	91
6.5 Timing.....	92
6.5.1 Clock Gating with Monitor Activity.....	92
6.5.2 Wake-up with Immediate Monitoring.....	92
6.6 Usage Example.....	93
6.6.1 Comprehensive Debug + Power Optimization.....	93
6.7 Design Notes.....	95
6.7.1 When to Use This Module.....	95
6.7.2 Configuration Strategy Matrix.....	95
6.7.3 Monitor + Clock Gating Interaction.....	96
6.7.4 Verification Recommendations.....	96
6.8 Related Modules.....	97
6.9 Navigation.....	97
7 AXI5 Master Write.....	97
7.1 Overview.....	97
7.1.1 Key Features.....	98
7.2 Parameters.....	98

7.2.1 Derived Parameters.....	100
7.3 Ports.....	100
7.3.1 Clock and Reset.....	100
7.3.2 FUB AXI5 Interface (Slave Side - Input).....	100
7.3.3 Master AXI5 Interface (Output Side).....	103
7.3.4 Status Outputs.....	103
7.4 Functional Description.....	104
7.4.1 AXI5 Enhancements Over AXI4.....	105
7.4.2 Atomic Transactions.....	105
7.5 Timing.....	106
7.5.1 Basic Write Transaction.....	106
7.5.2 Atomic Operation.....	107
7.5.3 Memory Tagging Extension (MTE).....	107
7.6 Usage Example.....	107
7.7 Design Notes.....	109
7.7.1 Atomic Operation Support.....	109
7.7.2 Memory Tagging Extension (MTE).....	109
7.7.3 Poison Support.....	109
7.7.4 Feature Enable Strategy.....	109
7.8 Related Modules.....	110
7.9 Navigation.....	110
8 AXI5 Master Write with Clock Gating.....	110
8.1 Overview.....	110
8.1.1 Key Features.....	111

8.2 Parameters.....	111
8.2.1 Derived Parameters.....	112
8.3 Ports.....	113
8.3.1 Clock and Reset.....	113
8.3.2 Clock Gating Configuration.....	113
8.3.3 FUB AXI5 Interface (Slave Side - Input).....	114
8.3.4 Master AXI5 Interface (Output Side).....	116
8.3.5 Clock Gating Status Outputs.....	116
8.4 Functional Description.....	117
8.4.1 Clock Gating Operation.....	117
8.4.2 Ready Deassertion and Wake Behavior.....	118
8.4.3 Integration Caveat: fub_axi_bready in the Activity Term.....	118
8.4.4 AXI5 Write-Specific Features.....	118
8.4.5 Idle Counter Configuration.....	119
8.5 Timing.....	119
8.5.1 Clock Gating with Write Burst.....	119
8.5.2 Atomic Operation with Clock Gating.....	119
8.6 Usage Example.....	119
8.7 Design Notes.....	122
8.7.1 Write vs. Read Clock Gating.....	122
8.7.2 Write-Specific Gating Considerations.....	122
8.8 Related Modules.....	122
8.9 Navigation.....	123
9 AXI5 Master Write with Monitor.....	123

9.1 Overview.....	123
9.1.1 Key Features.....	123
9.2 Parameters.....	124
9.3 Ports.....	128
9.3.1 Clock and Reset.....	128
9.3.2 FUB AXI5 Interface (Slave Side).....	129
9.3.3 Master AXI5 Interface (Output Side).....	129
9.3.4 Monitor Configuration.....	129
9.3.5 Monitor Bus Output.....	129
9.3.6 Status Outputs.....	130
9.3.7 Packet filters.....	130
9.4 Functional Description.....	132
9.4.1 Monitor Bus Packet Format.....	132
9.4.2 Write-Specific Monitoring Events.....	132
9.4.3 Atomic Operation Monitoring.....	133
9.4.4 Filtering Hierarchy (two active levels, one reserved).....	133
9.4.5 Monitor Backpressure (block_ready).....	133
9.4.6 Address-Range Checker.....	134
9.4.7 Performance Monitoring.....	134
9.5 Timing.....	137
9.5.1 Monitored Write Burst with Error.....	137
9.5.2 Atomic Operation Monitoring.....	137
9.5.3 Write Timeout Detection.....	137
9.6 Usage Example.....	138

9.6.1 Functional Verification Configuration.....	138
9.7 Design Notes.....	141
9.7.1 W-Channel Wiring into the Monitor Core.....	141
9.7.2 Write vs. Read Monitoring Differences.....	141
9.7.3 Write Transaction Table Management.....	141
9.7.4 Write Latency Measurement.....	142
9.7.5 Configuration Best Practices.....	142
9.8 Related Modules.....	142
9.9 Navigation.....	142
10 AXI5 Master Write with Monitor and Clock Gating.....	142
10.1 Overview.....	143
10.1.1 Key Features.....	143
10.2 Parameters.....	144
10.3 Ports.....	148
10.3.1 Filter configuration (forwarded).....	148
10.3.2 Clock and Reset.....	149
10.3.3 Clock Gating Configuration.....	149
10.3.4 FUB AXI5 Interface (Slave Side).....	149
10.3.5 Master AXI5 Interface (Output Side).....	149
10.3.6 Monitor Configuration.....	150
10.3.7 Monitor Bus Output.....	150
10.3.8 Status Outputs.....	150
10.4 Functional Description.....	151
10.4.1 Combined Write Monitoring and Power Management.....	151

10.4.2 Clock Gating with Write Monitor Active.....	151
10.4.3 Ready Signal Control During Gating.....	152
10.4.4 Performance Monitoring.....	152
10.5 Timing.....	152
10.5.1 Clock Gating with Write Burst and Monitoring.....	152
10.5.2 Atomic Operation with Monitor + Clock Gating.....	153
10.6 Usage Example.....	153
10.6.1 Comprehensive Write Debug + Power Optimization.....	153
10.7 Design Notes.....	156
10.7.1 When to Use This Module.....	156
10.7.2 Write-Specific Configuration Strategy.....	156
10.7.3 Monitor + Clock Gating Interaction for Writes.....	157
10.7.4 Performance Analysis with Write Monitoring.....	158
10.8 Related Modules.....	158
10.9 Testing.....	158
10.9.1 Verification Recommendations for Write Path.....	158
10.10 Navigation.....	159
11 AXI5 Slave Read.....	159
11.1 Overview.....	159
11.1.1 Key Features.....	159
11.2 Parameters.....	161
11.2.1 Derived Parameters.....	162
11.3 Ports.....	162
11.3.1 Clock and Reset.....	162

11.3.2 Slave AXI5 Interface (External Master Input).....	163
11.3.3 FUB Interface (Backend Memory/Logic Output).....	165
11.3.4 Status Outputs.....	165
11.4 Functional Description.....	165
11.5 Timing.....	165
11.5.1 Basic Read Transaction.....	165
11.6 Usage Example.....	166
11.7 Design Notes.....	167
11.8 Related Modules.....	167
11.9 Navigation.....	167
12 AXI5 Slave Read with Clock Gating.....	167
12.1 Overview.....	167
12.1.1 Key Features.....	168
12.2 Parameters.....	169
12.2.1 Derived Parameters.....	171
12.3 Ports.....	172
12.3.1 Clock and Reset.....	172
12.3.2 Clock Gating Configuration.....	172
12.3.3 Slave AXI5 Interface.....	172
12.3.4 FUB Interface.....	172
12.3.5 Clock Gating Status.....	172
12.4 Functional Description.....	173
12.4.1 Clock Gating Behavior.....	173
12.4.2 Ready Deassertion and Wake Behavior.....	173

12.4.3 Integration Caveat: s_axi_rready in the Activity Term.....	174
12.4.4 Clock Gating Configuration.....	174
12.5 Timing.....	175
12.5.1 Clock Gating Sequence.....	175
12.6 Usage Example.....	175
12.7 Design Notes.....	176
12.7.1 Power Savings Estimation.....	176
12.7.2 Clock Gating Overhead.....	176
12.7.3 When to Use Clock Gating.....	177
12.7.4 Integration with Power Management.....	177
12.8 Related Modules.....	177
12.9 Navigation.....	177
13 AXI5 Slave Read Monitor.....	178
13.1 Overview.....	178
13.1.1 Key Features.....	178
13.2 Parameters.....	180
13.3 Ports.....	183
13.3.1 Clock and Reset.....	183
13.3.2 Slave AXI5 Interface.....	184
13.3.3 FUB Interface.....	184
13.3.4 Monitor Configuration.....	184
13.3.5 Monitor Bus Output.....	186
13.3.6 Status Outputs.....	187
13.3.7 Packet filters.....	187

13.4 Functional Description.....	188
13.4.1 Monitor Packet Format.....	188
13.4.2 Event Types.....	189
13.4.3 Monitor Backpressure (block_ready).....	190
13.4.4 Address-Range Checker.....	191
13.4.5 Performance Monitoring.....	191
13.5 Usage Example.....	194
13.5.1 Common Configurations.....	195
13.5.2 Filter Masks.....	196
13.6 Design Notes.....	196
13.7 Related Modules.....	196
13.8 Navigation.....	197
14 AXI5 Slave Read Monitor with Clock Gating.....	197
14.1 Overview.....	197
14.1.1 Key Features.....	197
14.2 Parameters.....	198
14.3 Ports.....	202
14.3.1 Filter configuration (forwarded).....	202
14.3.2 Clock and Reset.....	203
14.3.3 Clock Gating Configuration.....	203
14.3.4 Slave AXI5 Interface.....	203
14.3.5 FUB Interface.....	203
14.3.6 Monitor Configuration.....	203
14.3.7 Monitor Bus Output.....	203

14.3.8 Status Outputs.....	204
14.4 Functional Description.....	204
14.4.1 Clock Gating Behavior.....	204
14.4.2 Performance Monitoring.....	205
14.5 Usage Example.....	205
14.6 Design Notes.....	207
14.6.1 Power Optimization.....	207
14.6.2 Observability.....	207
14.6.3 When to Use This Module.....	208
14.6.4 Configuration Recommendations.....	208
14.6.5 Area and Timing Impact.....	208
14.7 Related Modules.....	208
14.8 Navigation.....	209
15 AXI5 Slave Write.....	209
15.1 Overview.....	209
15.1.1 Key Features.....	209
15.2 Parameters.....	212
15.2.1 Derived Parameters.....	213
15.3 Ports.....	213
15.3.1 Clock and Reset.....	213
15.3.2 Slave AXI5 Interface (External Master Input).....	214
15.3.3 FUB Interface (Backend Memory/Logic Output).....	216
15.3.4 Status Outputs.....	216
15.4 Functional Description.....	216

15.5 Timing.....	217
15.5.1 Basic Write Transaction.....	217
15.5.2 Write with Poison Indicator.....	217
15.6 Usage Example.....	217
15.7 Design Notes.....	218
15.8 Related Modules.....	219
15.9 Navigation.....	219
16 AXI5 Slave Write with Clock Gating.....	219
16.1 Overview.....	219
16.1.1 Key Features.....	220
16.2 Parameters.....	221
16.2.1 Derived Parameters.....	222
16.3 Ports.....	223
16.3.1 Clock and Reset.....	223
16.3.2 Clock Gating Configuration.....	223
16.3.3 Slave AXI5 Interface.....	223
16.3.4 FUB Interface.....	223
16.3.5 Clock Gating Status.....	223
16.4 Functional Description.....	224
16.4.1 Clock Gating Behavior.....	224
16.4.2 Ready Deassertion and Wake Behavior.....	224
16.4.3 Integration Caveat: s_axi_bready in the Activity Term.....	225
16.4.4 Clock Gating Configuration.....	225
16.5 Timing.....	226

16.5.1 Clock Gating During Write Burst.....	226
16.6 Usage Example.....	226
16.7 Design Notes.....	227
16.7.1 Power Savings Estimation.....	227
16.7.2 Write-Specific Considerations.....	228
16.7.3 Clock Gating Overhead.....	228
16.7.4 When to Use Clock Gating.....	228
16.8 Related Modules.....	228
16.9 Navigation.....	228
17 AXI5 Slave Write Monitor.....	229
17.1 Overview.....	229
17.1.1 Key Features.....	229
17.2 Parameters.....	231
17.3 Ports.....	234
17.3.1 Clock and Reset.....	234
17.3.2 Slave AXI5 Interface.....	235
17.3.3 FUB Interface.....	235
17.3.4 Monitor Configuration.....	235
17.3.5 Monitor Bus Output.....	237
17.3.6 Status Outputs.....	238
17.3.7 Packet filters.....	238
17.4 Functional Description.....	239
17.4.1 Monitor Backpressure (block_ready).....	239
17.4.2 Address-Range Checker.....	240

17.4.3 Monitor Packet Format.....	241
17.4.4 Event Types.....	241
17.4.5 Performance Monitoring.....	242
17.5 Usage Example.....	245
17.5.1 Functional Verification Mode.....	245
17.5.2 Performance Analysis Mode.....	245
17.5.3 Debug Mode.....	246
17.5.4 Filter Masks.....	246
17.5.5 Instantiation.....	246
17.6 Design Notes.....	247
17.6.1 W-Channel Wiring into the Monitor Core.....	247
17.6.2 Write-Specific Monitoring.....	248
17.6.3 Best Practices.....	248
17.7 Related Modules.....	248
17.8 Navigation.....	249
18 AXI5 Slave Write Monitor with Clock Gating.....	249
18.1 Overview.....	249
18.1.1 Key Features.....	249
18.2 Parameters.....	250
18.3 Ports.....	254
18.3.1 Filter configuration (forwarded).....	254
18.3.2 Clock and Reset.....	255
18.3.3 Clock Gating Configuration.....	255
18.3.4 Slave AXI5 Interface.....	255

18.3.5 FUB Interface.....	255
18.3.6 Monitor Configuration.....	255
18.3.7 Monitor Bus Output.....	255
18.3.8 Status Outputs.....	256
18.4 Functional Description.....	257
18.4.1 Clock Gating Behavior.....	257
18.4.2 Performance Monitoring.....	257
18.5 Usage Example.....	258
18.6 Design Notes.....	260
18.6.1 When to Use This Module.....	260
18.6.2 Configuration Recommendations.....	260
18.6.3 Area and Timing Impact.....	261
18.6.4 Power Optimization.....	261
18.6.5 Observability.....	261
18.6.6 Write-Specific Considerations.....	261
18.7 Related Modules.....	262
18.8 Navigation.....	262

1 AXI5 (Advanced eXtensible Interface - AMBA 5) Modules

Location: rtl/amba/axi5/ **Test Location:** val/amba/ **Status:** Production Ready

1.1 Overview

The AXI5 subsystem provides read/write master and slave channel modules for the ARM AMBA 5 AXI (Advanced eXtensible Interface) protocol, plus clock-gated variants and combined

module+monitor variants for efficient system integration. Read *Scope of This Implementation* below before you treat these as a full AXI5 protocol stack — they aren't one, and that distinction will save you a redesign.

AXI5 extends AXI4 with significant enhancements for modern high-performance SoC designs: atomic transactions, memory tagging, memory partitioning, and data poisoning.

1.1.1 Scope of This Implementation

These modules are **channel-transport blocks**: they carry a full AXI5 signal set across configurable SKID buffers between a FUB (Functional Unit Block) interface and an external AXI5 interface. They're the AXI5 equivalents of the `axi4_master_*` / `axi4_slave_*` modules — same job, wider signal set.

What the RTL does:

- Transports every implemented AXI5 sideband signal end-to-end without modification.
- Packs and unpacks channel payloads conditionally, so disabled features cost zero area.
- Provides a busy status output for clock gating and power management.

What the RTL does not do:

- It does not *execute* AXI5 semantics. `AWATOP` is transported, but no atomic read-modify-write is performed; `AxTAGOP`/`RTAG`/`WTAG` are transported, but no tag checking or `RTAGMATCH` generation is performed; chunk fields are transported, but no chunk reassembly is performed. Those behaviors belong to the endpoint (memory controller, interconnect, or FUB logic) on either side.
- It does not track or limit outstanding transactions. Depth is bounded by the endpoints, not by these modules.

Consult the per-module pages for the exact signal set each module carries.

1.2 AXI5 Features Implemented

AXI5 feature	Signals	Status in rtl/amba/axi5/
Non-secure access identifier	ARNSAID / AWNSAID	Transported (ENABLE_NS Aid)
Trace	ARTRACE / AWTRACE /	Transported (ENABLE_TRACE)

AXI5 feature	Signals	Status in rtl/amba/axi5/
	RTRACE / BTRACE	
Memory partitioning and monitoring (MPAM)	ARMPAM / AWMPAM	Transported (ENABLE_MPAM)
Memory encryption context	ARMECID / AWMECID	Transported (ENABLE_MECID)
Unique access indicator	ARUNIQUE / AWUNIQUE	Transported (ENABLE_UNIQUE)
Read data chunking	ARCHUNKEN / RCHUNKV / RCHUNKNUM / RCHUNKST RB	Transported (ENABLE_CHUNKING, read path only)
Memory Tagging Extension (MTE)	ARTAGOP / AWTAGOP / AWTAG / WTAG / WTAGUPDATA TE / RTAG / BTAG / RTAGMATC H / BTAGMATC H	Transported (ENABLE_MTE)
Data poison	RPOISON / WPOISON	Transported (ENABLE_POISON)
Atomic transactions	AWATOP	Signal transported (ENABLE_ATOMIC); atomic execution is the endpoint's responsibility

1.3 AXI5 Features Not Implemented

AXI5 feature	Signals	Notes
Loopback signalling	ARLOOP / AWLOOP	No ports; not carried
QoS acceptance	ARQOSACCEPT / AWQOSACCEPT	No ports; not carried
Untranslated transactions (SMMU)	AxMMUSID / AxMMUSSID / AxMMUSSIDV / AxMMUATST / AxMMUFLOW	No ports; not carried
Cache stash and CMO transactions	AWSTASHNID / AWSTASHLPID, CMO opcodes	Not implemented
Region identifier	ARREGION / AWREGION	Not implemented. AxREGION is still a valid optional AXI5 signal; it is simply omitted here. Route or decode by address instead

1.4 AXI4 vs AXI5

Feature	AXI4	AXI5
Outstanding transactions	No architectural limit; bounded by implementation	Unchanged; no architectural limit
Atomic transactions	Not supported	AWATOP: AtomicStore, AtomicLoad, AtomicSwap, AtomicCompare

Feature	AXI4	AXI5
Memory tagging	Not supported	MTE: AxTAGOP, AxTAG, WTAGUPDATE, RTAG/BTAG, xTAGMATCH
Security identification	ARPROT/AWPROT[1] non-secure bit	AxPROT retained, plus AxNSAID for finer-grained security domains
QoS	ARQOS/AWQOS	AxQOS retained, plus optional AxQOSACCEPT
Memory partitioning	Not supported	MPAM (PartID + PMG)
Encryption context	Not supported	MECID
Trace	Not supported	AxTRACE / RTRACE / BTRACE
Read data chunking	Not supported	ARCHUNKEN, RCHUNKV, RCHUNKNUM, RCHUNKSTRB
Data poison	Not supported	RPOISON, WPOISON
Region identifier	ARREGION/ AWREGION (optional)	ARREGION/ AWREGION retained (optional)

1.5 Module Categories

1.5.1 Master Components

Module	Description	Documentation	Status
axi5_master_rd	AXI5 read master with skid buffers and burst support	axi5_master_rd.md	Documented

Module	Description	Documentation	Status
axi5_master_rd_cg	Clock-gated AXI5 read master	axi5_master_rd_cg.md	Documentated
axi5_atomic_filter	Read-return atomic termination (store-class passes, load-class DECERRs)	axi5_atomic_filter.md	Documentated
axi5_master_wr	AXI5 write master with address/data coordination	axi5_master_wr.md	Documentated
axi5_master_wr_cg	Clock-gated AXI5 write master	axi5_master_wr_cg.md	Documentated

1.5.2 Slave Components

Module	Description	Documentation	Status
axi5_slave_rd	AXI5 read slave with configurable response handling	axi5_slave_rd.md	Documentated
axi5_slave_rd_cg	Clock-gated AXI5 read slave	axi5_slave_rd_cg.md	Documentated
axi5_slave_wr	AXI5 write slave with write response generation	axi5_slave_wr.md	Documentated
axi5_slave_wr_cg	Clock-gated AXI5 write slave	axi5_slave_wr_cg.md	Documentated

1.5.3 Monitor Components

Module	Description	Documentation	Status
axi5_master_rd_mon	AXI5 read master with integrated transaction monitor	axi5_master_rd_mon.md	Documentated
axi5_master_rd_mon_cg	Clock-gated read master with monitor	axi5_master_rd_mon_cg.md	Documentated
axi5_master_wr_mon	AXI5 write master with integrated	axi5_master_wr_mon.md	Documentated

Module	Description	Documentation	Status
	transaction monitor		
axi5_master_wr_mon_cg	Clock-gated write master with monitor	axi5_master_wr_mon_cg.md	Documented
axi5_slave_rd_mon	AXI5 read slave with integrated transaction monitor	axi5_slave_rd_mon.md	Documented
axi5_slave_rd_mon_cg	Clock-gated read slave with monitor	axi5_slave_rd_mon_cg.md	Documented
axi5_slave_wr_mon	AXI5 write slave with integrated transaction monitor	axi5_slave_wr_mon.md	Documented
axi5_slave_wr_mon_cg	Clock-gated write slave with monitor	axi5_slave_wr_mon_cg.md	Documented

1.6 Key Features

1.6.1 AXI5 Channel Support

- **Full AXI5 signal set** for the features listed in *AXI5 Features Implemented* above
- **Burst types:** INCR, FIXED, and WRAP transported unmodified
- **ID transport:** Full AXI_ID_WIDTH transaction IDs; ordering and reordering are left to the endpoints
- **Transaction depth:** Not limited by these modules; set by the endpoints
- **Atomic transactions:** AWATOP transported for AtomicStore, AtomicLoad, AtomicSwap, and AtomicCompare

1.6.2 Advanced Features

- **Memory Tagging (MTE):** AxTAGOP, AxTAG, WTAGUPDATE, RTAG/BTAG, xTAGMATCH
- **Memory partitioning:** MPAM (PartID + PMG) and MECID encryption context
- **Poison support:** RPOISON/WPOISON for error propagation
- **Chunking:** ARCHUNKEN and the RCHUNK* response fields on the read path

1.6.3 Power Management

- **Clock Gating:** Per-module clock gating for power reduction
- **Idle Detection:** Automatic clock gate when interface is idle
- **Low-Power Modes:** Support for system low-power state integration

1.6.4 Monitoring and Debug

- **Integrated Monitors:** Combined master/slave + monitor modules
 - **Transaction Tracking:** Complete transaction lifecycle monitoring
 - **Performance Metrics:** Bandwidth, latency, and utilization
 - **128-bit Monitor Bus:** Standardized packet format (+ 64-bit side-band timestamp)
-

1.7 Protocol Details

1.7.1 AXI5 Channel Overview

AXI5 maintains the five-channel architecture from AXI4:

Channel	Direction	Purpose
AR (Address Read)	Master to Slave	Read address and control
R (Read Data)	Slave to Master	Read data and response
AW (Address Write)	Master to Slave	Write address and control
W (Write Data)	Master to Slave	Write data
B (Write Response)	Slave to Master	Write response

1.7.2 AXI5 Sideband Signals Carried by These Modules

Signal	Channel	Description
AWATOP	AW	Atomic transaction type (see <code>axi5_master_wr.md</code> for the encoding)
ARNSAID / AWNSAID	AR / AW	Non-secure access identifier
ARTRACE /	AR / AW	Request trace marker

Signal	Channel	Description
AWTRACE		
ARMPAM / AWMPAM	AR / AW	Memory partitioning and monitoring (PartID + PMG)
ARMECID / AWMECID	AR / AW	Memory encryption context identifier
ARUNIQUE / AWUNIQUE	AR / AW	Unique access indicator
ARCHUNKEN	AR	Read data chunking enable
ARTAGOP / AWTAGOP	AR / AW	MTE tag operation
AWTAG	AW	MTE address tags
WPOISON	W	Write data poisoned indicator
WTAG / WTAGUPDATE	W	MTE write data tags and update mask
RPOISON	R	Read data poisoned indicator
RTRACE / BTRACE	R / B	Response trace marker
RCHUNKV / RCHUNKNUM / RCHUNKSTRB	R	Read chunk valid, number, and strobe
RTAG / BTAG	R / B	MTE response tags
RTAGMATCH / BTAGMATCH	R / B	MTE tag match result

Signals absent from this list (ARLOOP/AWLOOP, ARQOSACCEPT/AWQOSACCEPT, ARREGION/AWREGION, the SMMU A_xMMU* group, and stash/CMO encodings) have no ports on these modules. See *AXI5 Features Not Implemented* above.

1.7.3 Burst Types

ARBURST/AWBURST	Type	Description
2'b00	FIXED	Fixed address for FIFO access
2'b01	INCR	Incrementing address burst
2'b10	WRAP	Wrapping burst for

ARBURST/AWBURST	Type	Description
		cache line
2'b11	Reserved	Not used

1.8 Usage Example

The examples below are abbreviated: `.m_axi_ar*` style wildcards stand in for the full port list, and the AXI5 sideband ports are omitted for brevity. All AXI5 sideband ports exist on the module unconditionally — the `ENABLE_*` parameters control whether a signal is packed through the SKID buffer, not whether the port is present — so a real instantiation must connect or explicitly tie off every one of them. See the per-module pages for complete, connect-every-port examples.

1.8.1 Using AXI5 Read Master

```
axi5_master_rd #(
    .SKID_DEPTH_AR(2),
    .SKID_DEPTH_R(4),
    .AXI_ID_WIDTH(8),
    .AXI_ADDR_WIDTH(64),
    .AXI_DATA_WIDTH(128),
    .AXI_USER_WIDTH(4)
) u_axi5_rd_master (
    .aclk                (clk),
    .aresetn             (resetn),

    // FUB (Functional Unit Block) interface
    .fub_axi_arid        (fub_arid),
    .fub_axi_araddr      (fub_araddr),
    .fub_axi_arlen       (fub_arlen),
    .fub_axi_arsize      (fub_arsize),
    .fub_axi_arburst     (fub_arburst),
    .fub_axi_arlock      (fub_arlock),
    .fub_axi_arcache     (fub_arcache),
    .fub_axi_arprot      (fub_arprot),
    .fub_axi_arqos       (fub_arqos),
    .fub_axi_aruser      (fub_aruser),
    .fub_axi_arvalid     (fub_arvalid),
    .fub_axi_arready     (fub_arready),

    .fub_axi_rid         (fub_rid),
    .fub_axi_rdata       (fub_rdata),
    .fub_axi_rresp       (fub_rresp),
    .fub_axi_rlast       (fub_rlast),
    .fub_axi_ruser       (fub_ruser),
    .fub_axi_rvalid      (fub_rvalid),
```

```

        .fub_axi_rready      (fub_rready),

// AXI5 master interface
        .m_axi_ar*           (mem_ar*),
        .m_axi_r*           (mem_r*)
);

```

1.8.2 Using AXI5 Write Master

```

axi5_master_wr #(
    .SKID_DEPTH_AW(2),
    .SKID_DEPTH_W(4),
    .SKID_DEPTH_B(2),
    .AXI_ID_WIDTH(8),
    .AXI_ADDR_WIDTH(64),
    .AXI_DATA_WIDTH(128),
    .AXI_USER_WIDTH(4)
) u_axi5_wr_master (
    .aclk                (clk),
    .aresetn              (resetn),

// FUB interface
    .fub_axi_awid        (fub_awid),
    .fub_axi_awaddr      (fub_awaddr),
    .fub_axi_awlen       (fub_awlen),
    .fub_axi_awsiz       (fub_awsiz),
    .fub_axi_awburst     (fub_awburst),
    .fub_axi_awlock      (fub_awlock),
    .fub_axi_awcache     (fub_awcache),
    .fub_axi_awprot      (fub_awprot),
    .fub_axi_awqos       (fub_awqos),
    .fub_axi_awuser      (fub_awuser),
    .fub_axi_awvalid     (fub_awvalid),
    .fub_axi_awready     (fub_awready),

    .fub_axi_wdata       (fub_wdata),
    .fub_axi_wstrb       (fub_wstrb),
    .fub_axi_wlast       (fub_wlast),
    .fub_axi_wuser       (fub_wuser),
    .fub_axi_wvalid      (fub_wvalid),
    .fub_axi_wready      (fub_wready),

    .fub_axi_bid         (fub_bid),
    .fub_axi_bresp       (fub_bresp),
    .fub_axi_buser       (fub_buser),
    .fub_axi_bvalid      (fub_bvalid),
    .fub_axi_bready      (fub_bready),

```

```

// AXI5 master interface
.m_axi_aw*          (mem_aw*),
.m_axi_w*           (mem_w*),
.m_axi_b*           (mem_b*)
);

```

1.8.3 Using Integrated Monitor Modules

```

// AXI5 master with built-in transaction monitoring
axi5_master_rd_mon #(
    .AXI_ID_WIDTH(8),
    .AXI_ADDR_WIDTH(64),
    .AXI_DATA_WIDTH(128)
) u_axi5_rd_master_mon (
    .aclk              (clk),
    .aresetn           (resetn),

    // FUB and AXI interfaces (same as non-monitor version)
    .fub_axi_ar*       (...),
    .fub_axi_r*        (...),
    .m_axi_ar*         (...),
    .m_axi_r*          (...),

    // Monitor bus output
    .monbus_valid      (rd_mon_valid),
    .monbus_ready      (rd_mon_ready),
    .monbus_packet     (rd_mon_data)
);

```

1.9 Design Notes

1.9.1 FUB Interface Pattern

All AXI5 modules use the FUB (Functional Unit Block) interface pattern: - **fub_axi_*** signals connect to internal logic - **m_axi_*** or **s_axi_*** signals connect to external AXI bus - Skid buffers between FUB and external interfaces for timing closure

1.9.2 Migration from AXI4

These modules carry an AXI4-compatible core signal set, so an AXI4 agent can drive them: - Core protocol unchanged (5-channel architecture) - Every AXI5 sideband port can be tied off to its default value, and the matching **ENABLE_*** parameter set to 0 so the field costs no SKID buffer area - AWATOP tied to 6'b000000 (NonAtomic) makes every write a normal AXI4 write - User signal widths can match AXI4 configurations - **Exception:** AXI4's ARREGION/AWREGION have no port here. An AXI4 agent that relies on AxREGION must decode by address instead, or use the **axi4_master_*** / **axi4_slave_*** modules

1.9.3 Monitor Integration

The *_mon variants combine master/slave with integrated monitor: - Single instantiation for both data path and monitoring - Shared clock and reset - Monitor bus output for transaction visibility - Reduced resource usage vs. separate monitor instantiation

1.9.4 Performance Characteristics

These modules are SKID-buffer pipelines, so their cost is a small, fixed latency adder and their throughput ceiling is simply the bus bandwidth. No synthesis has been run against a specific ASIC node; the frequency figure below is an FPGA-oriented design target, not a signed-off characterization result.

Metric	Value
Maximum frequency	Design target; not characterized against a specific technology node
Added latency (per channel)	1 clock cycle per SKID stage
Throughput	One beat per clock, sustained (AXI_DATA_WIDTH bits/cycle)
Peak bandwidth, 128-bit bus at 500 MHz	8 GB/s per direction
Outstanding transactions	Not limited by these modules; bounded by the endpoints

1.10 Related Modules

- [AXI4 Modules](#) - AXI4 protocol components
- [APB5 Modules](#) - APB5 protocol components
- [AXI5 Modules](#) - AXI5-Stream components
- [GAXI Modules](#) - Generic AXI utilities
- [Shared Infrastructure](#) - Common components

1.11 Testing

All AXI5 modules are verified using CocoTB-based testbenches located in val/amba/:

```
# Run all AXI5 tests
pytest val/amba/test_axi5*.py -v

# Run specific module tests
```

```
pytest val/amba/test_axi5_master_rd.py -v
pytest val/amba/test_axi5_master_wr.py -v
pytest val/amba/test_axi5_slave_rd.py -v
pytest val/amba/test_axi5_slave_wr.py -v
```

1.12 References

1.12.1 Specifications

- ARM AMBA 5 AXI Protocol Specification
- ARM AMBA AXI and ACE Protocol Specification (AXI4)

1.12.2 Source Code

- RTL: rtl/amba/axi5/
 - Tests: val/amba/test_axi5*.py
 - Framework: bin/TBClasses/components/axi4/
-

Last Updated: 2026-07-19

1.13 Navigation

- [Back to rtl-amba Index](#)
- [Back to Main Documentation Index](#)

2 AXI5 Atomic Filter

Module: axi5_atomic_filter.sv **Location:** rtl/amba/axi5/ **Status:** Production Ready

2.1 Overview

The AXI5 Atomic Filter terminates **read-return atomic transactions** at a boundary whose downstream fabric can transport store-class atomics but cannot route the read data that load-class atomics return. It sits on the AW/W/B **control path** only — address and data payload buses route around it.

AXI5 AWATOP[5:0] encodes four transaction classes:

AWATOP	Class	Response	Filter action
6'b000000	Non-atomic write	B	Forward
6'b01xxxx	AtomicStore	B only	Forward
6'b10xxxx	AtomicLoad	B + original data on R	Swallow + local DECERR
6'b11000x	AtomicSwap / AtomicCompare	B + original data on R	Swallow + local DECERR

The load-class R response uses the AW's ID on the **read** channel. A fabric that splits write and read paths (such as the bridge crossbar, where every R-return tracker learns only about ARs) would never route that response — the transaction would hang. The filter guarantees it never reaches the fabric: the AW is accepted upstream but not forwarded, its W burst is consumed and discarded, and a local DECERR B response returns with the AW's ID.

2.1.1 Key Features

- Discriminates purely on AWATOP[5] — one wire, no decode table
- Route queue (push per AW, pop at WLAST) steers or sinks each W burst, so forwarded and swallowed bursts interleave correctly in AW order
- Response queue drains local DECERRs whenever the downstream B channel is idle; downstream responses always take priority
- Control-plane only: id, atop, wlast, and the five handshake pairs. All other AW/W payload passes around the filter; the B payload (bid/bresp) is the filter's output mux
- Single clock domain, no protocol state machine — two small FIFOs and combinational routing

2.2 Parameters

Parameter	Default	Description
AXI_ID_WIDTH	4	Width of s_awid / s_bid / m_bid
AXI_ATOP_WIDTH	6	AWATOP width (the spec value; only bit [5] is examined)
DEPTH_LG2	3	log2 of the route/response queue depth (default 8 entries)

2.3 Ports

Upstream (s_*) faces the boundary wrapper's FUB side; downstream (m_*) faces the fabric. Only control signals pass through:

Group	Signals
AW	s_awvalid/awready/awid/ awatop → m_awvalid/awready
W	s_wvalid/wready/wlast → m_wvalid/wready
B	m_bvalid/bready/bid/bresp → s_bvalid/bready/bid/bresp

2.4 Integration

The bridge generator (BRIDGE-002 A5-3a) inserts this filter automatically in the master adapter of any AXI5 master port with `atomic` in its `axi5_features`, between the `axi5_slave_wr` boundary wrapper (`pref_axi_*`) and the fabric-facing `fub_axi_*` namespace. Handshakes and the B payload go through the filter; every other signal gets a `pref → fub` pass-through assign. Swallowed transactions never assert `m_awvalid`, so stale pass-through payload is inert.

Standalone integrations follow the same recipe: route payload around, handshakes through.

2.5 Design Notes and Constraints

- **W stalls until its AW is queued.** `s_wready` is held low while the route queue is empty. AW acceptance never depends on W, so this cannot deadlock; it simply serializes W-before-AW masters at this boundary.
- **Same-ID B ordering.** A local DECERR can pass an in-flight forwarded write's B response. The AXI atomic rules already require atomics not to share an ID with outstanding transactions, so a compliant master never observes the reorder.
- **DECERR, not SLVERR.** An unsupported atomic at this boundary is “no such capability at this address path” — the decode-class error.
- The filter is intentionally not parameterized to pass load-class atomics through: a fabric that CAN route read returns (A5-3b's shared per-ID tracker) simply omits the filter.

2.6 Verification

val/amba/test_axi5_atomic_filter.py — direct cocotb driving with an always-ready downstream model: mixed forward/swallow traffic, a multi-beat swallowed burst, DECERR ID/order checks, and forwarded-set assertions. End-to-end behavior (real ATOP values through a generated bridge, memory side-effect checks) is covered by projects/components/bridge/dv/tests/test_bridge_1x2_wr_axi5a_atomics.py.

2.7 Related Modules

- [axi5_slave_wr](#) — the boundary wrapper upstream of the filter in bridge master adapters
- [AXI5 index](#) — scope statement for the AXI5 family

3 AXI5 Master Read

Module: axi5_master_rd.sv **Location:** rtl/amba/axi5/ **Status:** Production Ready

3.1 Overview

The AXI5 Master Read module is the master-side AR/R channel transport block. It carries a full AXI5 read signal set — including the AXI5 sideband extensions — between a FUB (Functional Unit Block) interface and an external AXI5 master interface, with a configurable SKID buffer on each channel for timing closure and flow control.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no outstanding-transaction tracking. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

3.1.1 Key Features

- Carries the full AXI5 signal set listed below, unmodified, across the SKID buffers
- **ARNSAID:** Non-secure access identifier for security domains
- **ARTRACE:** Trace signal for debug and performance monitoring
- **ARMPAM:** Memory Partitioning and Monitoring (PartID + PMG)
- **ARMECID:** Memory Encryption Context ID for secure memory
- **ARUNIQUE:** Unique ID indicator for cache operations
- **ARCHUNKEN:** Read data chunking enable for partial data transfers

- **ARTAGOP:** Memory tag operation (MTE - Memory Tagging Extension)
- **RTRACE:** Read data trace signal
- **RPOISON:** Data poison indicator for corrupted data detection
- **RCHUNKV/RCHUNKNUM/RCHUNKSTRB:** Chunking control signals
- **RTAG/RTAGMATCH:** Memory tags and tag match response (MTE)
- Configurable SKID buffer depths for AR and R channels
- Busy signal for power management and clock gating
- ARREGION not implemented (see *Design Notes*)

3.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth (legal range 2..8 inclusive, any integer)
SKID_DEPTH_R	int	4	R channel SKID buffer depth (legal range 2..8 inclusive, any integer)
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WI	int	4	Chunk number width

Parameter	Type	Default	Description
DTH			
ENABLE_NSaid	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator

3.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the rtag field
CHUNK_STRB_WIDTH	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	Width of rchunkstrb, one bit per 128-bit granule
ARSize	Sum of the enabled AR fields	AR SKID buffer payload width
RSize	Sum of the enabled R fields	R SKID buffer payload width

Note on AXI_WSTRB_WIDTH: this module declares AXI_WSTRB_WIDTH (default AXI_DATA_WIDTH/8) and its short alias SW, but neither is used. A read module has no W channel and therefore no write strobes. The parameter is retained only so the read and write module parameter lists line up; overriding it has no effect.

3.3 Ports

3.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

3.3.2 FUB AXI5 Interface (Slave Side - Input)

3.3.2.1 AR Channel

Port	Width	Direction	Description
fub_axi_arid	IW	Input	Read address ID
fub_axi_araddr	AW	Input	Read address
fub_axi_arlen	8	Input	Burst length
fub_axi_arsize	3	Input	Burst size
fub_axi_arburst	2	Input	Burst type
fub_axi_arlock	1	Input	Lock type
fub_axi_arcache	4	Input	Cache attributes
fub_axi_arprot	3	Input	Protection attributes
fub_axi_arqos	4	Input	Quality of Service
fub_axi_aruser	UW	Input	User-defined signal
fub_axi_arvalid	1	Input	Read address valid
fub_axi_arready	1	Output	Read address ready

3.3.2.2 AXI5 AR Extensions

Port	Width	Direction	Description
fub_axi_ar nsaid	AXI_NSAID_ WIDTH	Input	Non-secure access ID
fub_axi_art race	1	Input	Trace signal
fub_axi_ar mpam	AXI_MPAM_ WIDTH	Input	Memory partitioning/monitoring
fub_axi_ar mecid	AXI_MECID_ WIDTH	Input	Memory encryption context ID
fub_axi_ar unique	1	Input	Unique ID indicator
fub_axi_ar chunken	1	Input	Chunking enable
fub_axi_art agop	AXI_TAGOP_ WIDTH	Input	Tag operation (MTE)

3.3.2.3 R Channel

Port	Width	Direction	Description
fub_axi_rid	IW	Output	Read data ID
fub_axi_rdata	DW	Output	Read data
fub_axi_rresp	2	Output	Read response
fub_axi_rlast	1	Output	Last transfer in burst
fub_axi_ruser	UW	Output	User-defined signal
fub_axi_rvalid	1	Output	Read data valid
fub_axi_rready	1	Input	Read data ready

3.3.2.4 AXI5 R Extensions

Port	Width	Direction	Description
fub_axi_rtr ace	1	Output	Trace signal

Port	Width	Direction	Description
fub_axi_rpoison	1	Output	Data poison indicator
fub_axi_rchunkv	1	Output	Chunk valid
fub_axi_rchunknum	AXI_CHUNK NUM_WIDTH	Output	Chunk number
fub_axi_rchunkstrb	CHUNK_STR B_WIDTH	Output	Chunk strobe (128-bit granules)
fub_axi_rtag	TW	Output	Memory tags (NUM_TAGS × TAG_WIDTH)
fub_axi_rtagmatch	1	Output	Tag match response

3.3.3 Master AXI5 Interface (Output Side)

Same port list as FUB interface but with `m_axi_*` prefix and reversed directions.

3.3.4 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator for clock gating

3.4 Functional Description

3.4.1 Architecture

Two channels, two SKID buffers, conditional packing in between:




Diagram 1

3.4.2 AXI5 Enhancements Over AXI4

Security and Isolation: - **ARNSAID:** Identifies security domain for non-secure accesses -
ARMECID: Provides encryption context for secure memory regions

Performance and Monitoring: - **ARTRACE:** Enables performance trace and debug capabilities -
ARMPAM: Supports memory bandwidth partitioning and QoS

Advanced Features: - **ARUNIQUE:** Indicates unique cache line access (no sharing) -
ARCHUNKEN: Enables partial data transfer (chunking) - **ARTAGOP/RTAG/RTAGMATCH:**
Memory Tagging Extension for security

Data Integrity: - **RPOISON:** Flags corrupted or invalid data -
RCHUNKV/RCHUNKNUM/RCHUNKSTRB: Controls chunked data transfers

Not implemented: - **ARREGION:** No port on this module. AxREGION is not deprecated by AXI5; it remains a valid optional signal and is simply omitted here. Decode or route by address instead, or use `axi4_master_rd`

3.4.3 Signal Packing Logic

Packing is dynamic, driven by the feature enables:

```
// AR channel packed conditionally
if (ENABLE_NSAID)    → pack ARNSAID
```

```

if (ENABLE_TRACE)      → pack ARTRACE
if (ENABLE_MPAM)       → pack ARMPAM
if (ENABLE_MECID)      → pack ARMECID
if (ENABLE_UNIQUE)     → pack ARUNIQUE
if (ENABLE_CHUNKING)   → pack ARCHUNKEN
if (ENABLE_MTE)        → pack ARTAGOP

// R channel unpacked conditionally
if (ENABLE_TRACE)      → unpack RTRACE
if (ENABLE_POISON)     → unpack RPOISON
if (ENABLE_CHUNKING)   → unpack RCHUNKV/RCHUNKNUM/RCHUNKSTRB
if (ENABLE_MTE)        → unpack RTAG/RTAGMATCH

```

Disabled signals default to 0.

3.5 Timing

3.5.1 Basic Read Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- ARID, ARADDR, ARLEN, ARSIZE
- ARVALID, ARREADY
- ARNSAID, ARTRACE, ARMPAM (AXI5 extensions)
- RID, RDATA, RRESP, RLAST
- RVALID, RREADY
- RTRACE, RPOISON (AXI5 extensions)

3.5.2 Chunked Read Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- ARCHUNKEN assertion
- RCHUNKV, RCHUNKNUM, RCHUNKSTRB
- Partial data transfer pattern

3.5.3 Memory Tagging Extension (MTE)

Timing diagram pending. The signals and sequence this scenario exercises:

- ARTAGOP encoding
 - RTAG delivery with data
 - RTAGMATCH response
-

3.6 Usage Example

A full-featured instantiation with every AXI5 extension enabled:

```
axi5_master_rd #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH     (64),
    .AXI_USER_WIDTH     (4),
    .SKID_DEPTH_AR      (2),
    .SKID_DEPTH_R       (4),
    // Enable AXI5 features
    .ENABLE_NSAID       (1),
    .ENABLE_TRACE       (1),
    .ENABLE_MPAM        (1),
    .ENABLE_MECID       (1),
    .ENABLE_UNIQUE      (1),
    .ENABLE_CHUNKING    (1),
    .ENABLE_MTE         (1),
    .ENABLE_POISON      (1)
) u_axi5_master_rd (
    .aclk                (axi_clk),
    .aresetn             (axi_rst_n),

    // FUB interface (slave side)
    .fub_axi_arid        (fub_arid),
    .fub_axi_araddr      (fub_araddr),
    .fub_axi_arlen       (fub_arlen),
    .fub_axi_arsize      (fub_arsize),
    .fub_axi_arburst     (fub_arburst),
    .fub_axi_arlock      (fub_arlock),
    .fub_axi_arcache     (fub_arcache),
    .fub_axi_arprot      (fub_arprot),
    .fub_axi_arqos       (fub_arqos),
    .fub_axi_aruser      (fub_aruser),
    .fub_axi_arvalid     (fub_arvalid),
    .fub_axi_arready     (fub_arready),
```

```

// AXI5 AR extensions
.fub_axi_arnsaid      (fub_arnsaid),
.fub_axi_artrace      (fub_artrace),
.fub_axi_arpam        (fub_arpam),
.fub_axi_armecid      (fub_armecid),
.fub_axi_arunique     (fub_arunique),
.fub_axi_archunken    (fub_archunken),
.fub_axi_artagop      (fub_artagop),

// R channel
.fub_axi_rid          (fub_rid),
.fub_axi_rdata        (fub_rdata),
.fub_axi_rresp        (fub_rresp),
.fub_axi_rlast        (fub_rlast),
.fub_axi_ruser        (fub_ruser),
.fub_axi_rvalid       (fub_rvalid),
.fub_axi_rready       (fub_rready),

// AXI5 R extensions
.fub_axi_rtrace       (fub_rtrace),
.fub_axi_rpoison      (fub_rpoison),
.fub_axi_rchunkv      (fub_rchunkv),
.fub_axi_rchunknum    (fub_rchunknum),
.fub_axi_rchunkstrb   (fub_rchunkstrb),
.fub_axi_rtag         (fub_rtag),
.fub_axi_rtagmatch    (fub_rtagmatch),

// Master interface (output side)
.m_axi_arid           (m_axi_arid),
.m_axi_araddr         (m_axi_araddr),
// Every remaining m_axi_* port mirrors the fub_axi_* list above,
// same names and widths, opposite directions. All must be
connected.

// Status
.busy                 (master_rd_busy)
);

```

3.7 Design Notes

3.7.1 AXI5 vs AXI4 Differences

Feature	AXI4	AXI5
Security domains	None	NSAID
Trace support	None	TRACE signals
Memory partitioning	None	MPAM
Encryption context	None	MECID
Unique access	None	UNIQUE
Data chunking	None	CHUNKING
Memory tagging	None	MTE (TAG/TAGOP)
Poison indication	None	POISON
Region field	ARREGION (optional)	ARREGION retained by the spec; no port on this module

3.7.2 Memory Tagging Extension (MTE)

When `ENABLE_MTE=1`: - **ARTAGOP**: Specifies tag operation (Match/Insert/Fetch) - **RTAG**: Delivers memory tags (1 tag per 16 bytes of data) - **RTAGMATCH**: Indicates tag match result - **NUM_TAGS**: Calculated as $(DATA_WIDTH / 128)$, minimum 1

Example for 128-bit data bus: - $NUM_TAGS = 1 - TW = AXI_TAG_WIDTH \times 1 = 4$ bits

3.7.3 Chunking Support

When `ENABLE_CHUNKING=1`: - **ARCHUNKEN**: Master requests chunked response - **RCHUNKV**: Indicates chunk is valid - **RCHUNKNUM**: Identifies chunk within transaction - **RCHUNKSTRB**: Byte strobes at 128-bit granularity

3.7.4 Feature Enable Strategy

Disable unused features to reduce area:

```
.ENABLE_NSAID      (0), // No security domains
.ENABLE_TRACE      (0), // No trace capability
.ENABLE_MPAM       (0), // No memory partitioning
.ENABLE_MECID      (0), // No encryption
.ENABLE_UNIQUE     (0), // No unique access
.ENABLE_CHUNKING   (0), // No chunking
.ENABLE_MTE        (0), // No memory tagging
.ENABLE_POISON     (0)  // No poison detection
```

3.8 Related Modules

- [AXI5 Master Write](#) - Master write interface
 - [AXI5 Slave Read](#) - Slave read interface
 - [AXI5 Master Read CG](#) - Clock-gated variant
 - [AXI5 Master Read Monitor](#) - With integrated monitoring
 - [AXI4 Master Read](#) - AXI4 version for comparison
-

3.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

4 AXI5 Master Read with Clock Gating

Module: `axi5_master_rd_cg.sv` **Location:** `rtl/amba/axi5/` **Status:** Production Ready

4.1 Overview

The AXI5 Master Read with Clock Gating module wraps the standard `axi5_master_rd` core with intelligent clock gating for power optimization. When no AXI activity is detected for a configurable number of idle cycles, the clock gates off automatically — no software involvement, no protocol changes.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no outstanding-transaction tracking. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

4.1.1 Key Features

- Carries the same AXI5 signal set as `axi5_master_rd`, which it wraps
- **ARNSAID:** Non-secure access identifier for security domains
- **ARTRACE:** Trace signal for debug and performance monitoring
- **ARMPAM:** Memory Partitioning and Monitoring (PartID + PMG)

- **ARMECID:** Memory Encryption Context ID for secure memory
 - **ARUNIQUE:** Unique ID indicator for cache operations
 - **ARCHUNKEN:** Read data chunking enable for partial data transfers
 - **ARTAGOP:** Memory tag operation (MTE - Memory Tagging Extension)
 - **RTRACE:** Read data trace signal
 - **RPOISON:** Data poison indicator for corrupted data detection
 - **RCHUNKV/RCHUNKNUM/RCHUNKSTRB:** Chunking control signals
 - **RTAG/RTAGMATCH:** Memory tags and tag match response (MTE)
 - **Automatic clock gating** based on activity detection
 - **Configurable idle count** before clock gating activates
 - **Power savings** during idle periods
 - **Transparent operation** - no protocol changes
 - **Status outputs** for clock gating state monitoring
 - **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized
-

4.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption

Parameter	Type	Default	Description
			context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSaid	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max 2 ^N -1 cycles)

4.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the rtag field
CHUNK_STRB_WIDTH	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	Width of rchunkstrb, one bit per 128-bit granule
ARSize	Sum of the enabled AR	AR SKID buffer payload

Parameter	Expression	Description
	fields	width
RSize	Sum of the enabled R fields	R SKID buffer payload width

Note on AXI_WSTRB_WIDTH: this module declares AXI_WSTRB_WIDTH (default AXI_DATA_WIDTH/8) and its short alias SW, but neither is used. A read module has no W channel and therefore no write strobes. The parameter is retained only so the read and write module parameter lists line up; overriding it has no effect.

4.3 Ports

4.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

4.3.2 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Clock gating enable (1=enable, 0=always active)
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating activates

4.3.3 FUB AXI5 Interface (Slave Side - Input)

4.3.3.1 AR Channel

Port	Width	Direction	Description
fub_axi_arid	IW	Input	Read address ID
fub_axi_araddr	AW	Input	Read address
fub_axi_arlen	8	Input	Burst length

Port	Width	Direction	Description
en			
fub_axi_ar_size	3	Input	Burst size
fub_axi_ar_burst	2	Input	Burst type
fub_axi_ar_lock	1	Input	Lock type
fub_axi_ar_cache	4	Input	Cache attributes
fub_axi_ar_prot	3	Input	Protection attributes
fub_axi_ar_qos	4	Input	Quality of Service
fub_axi_ar_user	UW	Input	User-defined signal
fub_axi_ar_valid	1	Input	Read address valid
fub_axi_ar_ready	1	Output	Read address ready (forced 0 when gating)

4.3.3.2 AXI5 AR Extensions

Port	Width	Direction	Description
fub_axi_ar_nsaidth	AXI_NSAID_WIDTH	Input	Non-secure access ID
fub_axi_art_race	1	Input	Trace signal
fub_axi_ar_mpam	AXI_MPAM_WIDTH	Input	Memory partitioning/monitoring
fub_axi_ar_mecid	AXI_MECID_WIDTH	Input	Memory encryption context ID
fub_axi_ar_unique	1	Input	Unique ID indicator

Port	Width	Direction	Description
fub_axi_ar_chunken	1	Input	Chunking enable
fub_axi_art_agop	AXI_TAGOP_WIDTH	Input	Tag operation (MTE)

4.3.3.3 R Channel

Port	Width	Direction	Description
fub_axi_rid	IW	Output	Read data ID
fub_axi_rdata	DW	Output	Read data
fub_axi_rresp	2	Output	Read response
fub_axi_rlast	1	Output	Last transfer in burst
fub_axi_ruser	UW	Output	User-defined signal
fub_axi_rvalid	1	Output	Read data valid
fub_axi_rready	1	Input	Read data ready

4.3.3.4 AXI5 R Extensions

Port	Width	Direction	Description
fub_axi_rtrace	1	Output	Trace signal
fub_axi_rpoison	1	Output	Data poison indicator
fub_axi_rc_hunkv	1	Output	Chunk valid
fub_axi_rc_hunknum	AXI_CHUNK_NUM_WIDTH	Output	Chunk number
fub_axi_rc_hunkstrb	CHUNK_STRB_WIDTH	Output	Chunk strobe (128-bit granules)
fub_axi_rtag	TW	Output	Memory tags (NUM_TAGS × TAG_WIDTH)
fub_axi_rtag	1	Output	Tag match response

Port	Width	Direction	Description
gmatch			


4.3.4 Master AXI5 Interface (Output Side)

Same port list as FUB interface but with `m_axi_*` prefix and reversed directions.

4.3.5 Clock Gating Status Outputs

Port	Width	Direction	Description
cg_gating	1	Output	Clock gating active (1=clock gated, 0=clock running)
cg_idle	1	Output	Interface idle (1=no activity detected)

4.4 Functional Description



Architecture

4.4.1 Clock Gating Operation

The clock gating controller monitors activity on both user and AXI sides:

User-side activity detection:

```
user_valid = fub_axi_arvalid || fub_axi_rvalid || int_busy // peer
VALID (post-fix)
```

AXI-side activity detection:

```
axi_valid = m_axi_arvalid || m_axi_rvalid
```

Clock gating state machine: 1. **ACTIVE:** Clock running, transactions in progress 2. **IDLE:** No activity detected, idle counter incrementing 3. **GATING:** Idle count reached, clock gated (power saving) 4. **WAKE:** Activity detected, clock ungating

Ready signal control during gating:

```
fub_axi_arready = cg_gating ? 1'b0 : int_arready;  
m_axi_rready = cg_gating ? 1'b0 : int_rready;
```

4.4.2 Ready Deassertion and Wake Behavior

While `cg_gating` is asserted, the ready outputs listed above are forced low.

This is legal AXI. A READY output may be deasserted for any number of cycles, and neither side may assume READY asserts within a bounded time, so holding it low is ordinary backpressure rather than a protocol violation. It cannot deadlock either: the same VALID being held off also feeds the activity detector, so gating releases and READY returns to the core's value.

Two consequences are worth designing around:

- **Wake latency adds to first-transfer latency.** Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream – with one exception: `apb4_slave_cdc_cg` drives `amba_clock_gate_ctrl` combinatorially and so registers once, not twice) before reaching the ICG enable, which is combinatorial. The AXI5 `_cg` wrappers drive the activity terms combinatorially, so there is 1 register stage and the first usable gated-clock edge arrives 2 cycles after activity asserts. Size `cfg_cg_idle_count` so that cost is amortized over the traffic burst that follows.
- **READY is a combinational function of `cg_gating`.** The path from the idle counter to the `fub_axi_arready` output may need attention during timing closure, particularly at high frequency.

4.4.3 Integration Caveat: `fub_axi_rready` in the Activity Term

The activity detector uses the corresponding VALID (`fub_axi_rvalid`), never the peer's READY. (Historically this term was `fub_axi_rready`, which meant a peer parking its ready high – a common and entirely correct style – pinned the block permanently awake and defeated gating; that defect was fixed family-wide, matching the rule the `mon_cg` wrappers always carried.)

An always-ready consumer no longer prevents gating.

4.4.4 Idle Counter Configuration

The `cfg_cg_idle_count` parameter sets how many consecutive idle cycles are required before clock gating activates. Gating engages `cfg_cg_idle_count + 1` clocks after the internal wakeup

deasserts, which is `cfg_cg_idle_count + 2` clocks after the last bus activity on AXI5 (one extra for the `r_wakeup` flop). The “Idle Cycles” column below counts from the internal wakeup deassertion:

<code>cfg_cg_idle_count</code>	Idle Cycles	Use Case
0	1 cycle	Aggressive power saving
1-3	2-4 cycles	Balanced (typical)
4-7	5-8 cycles	Low-latency systems
8-15	9-16 cycles	Minimize gating overhead

Recommendation: Start with `cfg_cg_idle_count = 3` (4 idle cycles) for most applications.

4.4.5 Power Savings Analysis

Clock gating effectiveness: - Dynamic power of the gated logic falls roughly in proportion to the gated fraction of time - Order-of-magnitude expectation: tens of percent of this module’s dynamic power under bursty traffic; most of it in a mostly-idle system

Trade-offs: - Wake latency: 1 register stage; first usable gated-clock edge 2 clock cycles after activity - Area increase: a few percent (clock gate cell plus idle counter) - Best suited for: Intermittent traffic patterns

All power figures on this page are first-order estimates derived from duty cycle, not measured results. No power analysis (gate-level or otherwise) has been run against these modules. Actual savings depend on the gated logic’s share of total design power, the technology library’s clock-gate cell, and leakage, which clock gating does not reduce at all. Treat these numbers as a sizing aid and characterize your own instance before quoting a savings figure.

4.5 Timing

4.5.1 Clock Gating Activation

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK` (ungated)
- `GATED_ACLK` (gated clock)
- `user_valid`, `axi_valid` activity
- Idle counter incrementing
- `cg_idle` assertion

- cg_gating activation
- Clock stops after idle count

4.5.2 Clock Gating Wake-up

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK (ungated)
 - GATED_ACLK resuming
 - Activity detection (arvalid assertion)
 - cg_gating deactivation
 - arready response after wake
 - Normal AXI transaction proceeds
-

4.6 Usage Example

```
axi5_master_rd_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .AXI_USER_WIDTH    (4),
    .SKID_DEPTH_AR     (2),
    .SKID_DEPTH_R      (4),
    // Enable AXI5 features
    .ENABLE_NSAID      (1),
    .ENABLE_TRACE      (1),
    .ENABLE_MPAM        (1),
    .ENABLE_MECID      (1),
    .ENABLE_UNIQUE     (1),
    .ENABLE_CHUNKING   (1),
    .ENABLE_MTE         (1),
    .ENABLE_POISON     (1),
    // Clock gating configuration
    .CG_IDLE_COUNT_WIDTH (4)
) u_axi5_master_rd_cg (
    .aclk                (axi_clk),
    .aresetn             (axi_rst_n),

    // Clock gating configuration
    .cfg_cg_enable       (power_save_enable),
    .cfg_cg_idle_count   (4'd3), // Gate after 4 idle cycles

    // FUB interface (slave side)
```

```

.fub_axi_arid      (fub_arid),
.fub_axi_araddr    (fub_araddr),
.fub_axi_arlen     (fub_arlen),
.fub_axi_arsize    (fub_arsize),
.fub_axi_arburst   (fub_arburst),
.fub_axi_arlock    (fub_arlock),
.fub_axi_arcache   (fub_arcache),
.fub_axi_arprot    (fub_arprot),
.fub_axi_arqos     (fub_arqos),
.fub_axi_aruser    (fub_aruser),
.fub_axi_arvalid   (fub_arvalid),
.fub_axi_arready   (fub_arready),

// AXI5 AR extensions
.fub_axi_arnsaid   (fub_arnsaid),
.fub_axi_artrace   (fub_artrace),
.fub_axi_arpam     (fub_arpam),
.fub_axi_armecid   (fub_armecid),
.fub_axi_arunique  (fub_arunique),
.fub_axi_archunken (fub_archunken),
.fub_axi_artagop   (fub_artagop),

// R channel
.fub_axi_rid       (fub_rid),
.fub_axi_rdata     (fub_rdata),
.fub_axi_rresp     (fub_rresp),
.fub_axi_rlast     (fub_rlast),
.fub_axi_ruser     (fub_ruser),
.fub_axi_rvalid    (fub_rvalid),
.fub_axi_rready    (fub_rready),

// AXI5 R extensions
.fub_axi_rtrace    (fub_rtrace),
.fub_axi_rpoison   (fub_rpoison),
.fub_axi_rchunkv   (fub_rchunkv),
.fub_axi_rchunknum (fub_rchunknum),
.fub_axi_rchunkstrb (fub_rchunkstrb),
.fub_axi_rtag      (fub_rtag),
.fub_axi_rtagmatch (fub_rtagmatch),

// Master interface (output side)
.m_axi_arid        (m_axi_arid),
.m_axi_araddr      (m_axi_araddr),
// Every remaining m_axi_* port mirrors the fub_axi_* list above,
// same names and widths, opposite directions. All must be
connected.

```

```

    // Clock gating status
    .cg_gating          (clock_gated),
    .cg_idle            (interface_idle)
);

// Use status signals for power monitoring
always_ff @(posedge axi_clk or negedge axi_rst_n) begin
    if (!axi_rst_n)
        power_cycles_saved <= '0;
    else if (clock_gated)
        power_cycles_saved <= power_cycles_saved + 1;
end

```

4.7 Design Notes

4.7.1 Clock Gating vs. Always-On

Aspect	Always-On	Clock Gated
Power (idle)	100%	10-30%
Wake latency	0 cycles	1 register stage; first usable edge 2 cycles after activity
Area overhead	0%	~5%
Best for	Continuous traffic	Bursty traffic

4.7.2 Configuration Strategies

Aggressive Power Saving:

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd0)  // Gate immediately after idle

```

Balanced (Recommended):

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd3)  // Gate after 4 idle cycles

```

Low-Latency:

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd7)  // Gate after 8 idle cycles (count+1; a
LITERAL count)

```

Disabled (Always-On):

```
.cfg_cg_enable      (1'b0),  
.cfg_cg_idle_count  (4'd0)  // Ignored when disabled
```

4.7.3 Integration with System Power Management

The clock gating status outputs can integrate with broader system power management:

```
// Aggregate clock gating status  
assign system_power_state = {  
    axi_rd_cg.cg_gating,  
    axi_wr_cg.cg_gating,  
    apb_cg.cg_gating  
    // ... other clock-gated modules  
};  
  
// Enter deep sleep when all interfaces gated  
assign deep_sleep_ok = &system_power_state;
```

4.7.4 Verification Considerations

When verifying clock-gated designs: 1. Test with `cfg_cg_enable = 0` first (baseline) 2. Enable clock gating and verify identical functional behavior 3. Check wake latency meets timing requirements 4. Verify no protocol violations during gating/ungating 5. Measure power savings in representative traffic scenarios

4.8 Related Modules

- [AXI5 Master Read](#) - Non-gated base module
 - [AXI5 Master Write CG](#) - Write with clock gating
 - [AXI5 Master Read Monitor CG](#) - With monitoring + clock gating
 - [AMBA Clock Gate Controller](#) - Clock gating controller spec
-

4.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

5 AXI5 Master Read with Monitor

Module: `axi5_master_rd_mon.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready

5.1 Overview

The AXI5 Master Read with Monitor module combines the standard `axi5_master_rd` core with an integrated `axi_monitor_filtered` for comprehensive transaction monitoring and error detection. You get real-time visibility into AXI5 read operations, with configurable packet filtering so the monitor bus only carries what you actually care about.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

5.1.1 Key Features

- Carries the full AXI5 signal set unmodified (wraps `axi5_master_rd`) – transport, not semantics; see Scope above
- **ARNSAID:** Non-secure access identifier for security domains
- **ARTRACE:** Trace signal for debug and performance monitoring
- **ARMPAM:** Memory Partitioning and Monitoring (PartID + PMG)
- **ARMECID:** Memory Encryption Context ID for secure memory
- **ARUNIQUE:** Unique ID indicator for cache operations
- **ARCHUNKEN:** Read data chunking enable for partial data transfers
- **ARTAGOP:** Memory tag operation (MTE - Memory Tagging Extension)
- **RTRACE:** Read data trace signal
- **RPOISON:** Data poison indicator for corrupted data detection
- **RCHUNKV/RCHUNKNUM/RCHUNKSTRB:** Chunking control signals
- **RTAG/RTAGMATCH:** Memory tags and tag match response (MTE)
- **Integrated AXI monitor** with 2-Level Filtering: packet-type drop masks + per-event masks (`err_select` is reserved – no routing)
- **Error detection:** Protocol violations, SLVERR, DECERR
- **Timeout monitoring:** Stuck transactions, stalled channels

- **Performance metrics:** Latency, throughput, outstanding transactions
- **MonBus output:** Standardized 128-bit monitor packet format paired with 64-bit side-band timestamp
- **Configuration validation:** Detects filter conflicts

5.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory

Parameter	Type	Default	Description
			partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitor unit identifier
AGENT_ID	int	10	Monitor agent identifier
MAX_TRANSACTION S	int	16	Transaction table size
ACTIVE_TRANS_THR ESHOLD	int	MAX_TRANSACTION S/2	Active-transaction count that trips a threshold packet when <code>cfg_threshold_enable=1</code> . Replaces the former hardwired 8/4; threshold packets now scale with the table sizing
USE_WDATA_ORDER _Q	bit	0	Write-data ordering queue
NUM_BANKS	int	1	Banked transaction tables. >1 on a WRITE monitor requires USE_WDATA_ORDER_Q=1 – <code>axi_monitor_trans_mgr</code> fails elaboration otherwise
ID_FILTER_ENABLE	bit	0	Synthesises the per-instance ID-slice filter
ID_MATCH_BASE	int	0	First ID this instance owns

Parameter	Type	Default	Description
ID_MATCH_COUNT	int	0	How many; 0 means ALL, so a zeroed register block does not silently filter everything away
ACLK_MHZ	int	100	Clock frequency in MHz – keeps the 1 us tick exact off-100MHz
CFI_MIN_FREQ_MHZ / CFI_MAX_FREQ_MHZ	int	= ACLK_MHZ	Freq-invariant counter LUT bounds (cfg_freq_sel indexes within them)
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage in monitor (latency vs. timing)
USE_MONITOR	bit	1	Synthesis-time monitor enable. 0 = omit monitor and tie outputs to safe non-blocking defaults; 1 = full monitor functionality.
N_ADDR_RANGES	int	0	Number of address-range comparators. 0 = checker omitted (zero area). >0 = N independent [low, high] ranges; feeds the shared allowlist checker: a debug-range hit -> AddrMatch, an error-allowlist miss ->

Parameter	Type	Default	Description
			Error/ADDR_RANGE (see axi_monitor_addr_check.md).
ENABLE_ERROR_LO GIC	bit	1	Compile-in the error-detection cone (0 drops it for area).
ENABLE_TIMEOUT_LOGIC	bit	1	Compile-in the timeout cone and the axi_monitor_timeout instance.
ENABLE_COMPL_LO GIC	bit	1	Compile-in the completion cone.
ENABLE_THRESHOLD_LOGIC	bit	1	Compile-in the threshold cone.
ENABLE_PERF_LOGIC	bit	1	Compile-in the REPORTER's legacy perf-packet cone and the two lifetime counters (error_count / transaction_count). The window FSM and the bucket/beat/byte/burst counters are UNCONDITIONAL module-level logic – always compiled, always live.
ENABLE_DEBUG_LO GIC	bit	0	Compile-in the debug cone (off by default).

Synthesis-cone note: the six ENABLE_*_LOGIC parameters gate each detection cone at synthesis via generate-if, so unused logic drops to zero area (classic cones default on, debug off). Inside the wrapper's axi_monitor_filtered instance the perf/debug master switches are fixed (ENABLE_PERF_PACKETS = 1, ENABLE_DEBUG_MODULE = 0). The former

CAM_PIPELINE / TRANS_CAM_PIPELINE parameters were removed — the transaction CAM is now always pipelined.

5.3 Ports

5.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

5.3.2 FUB AXI5 Interface (Slave Side - Input)

Same as axi5_master_rd - see [AXI5 Master Read](#) for complete port listing.

5.3.3 Master AXI5 Interface (Output Side)

Same as axi5_master_rd - see [AXI5 Master Read](#) for complete port listing.

5.3.4 Monitor Configuration

Port	Width	Direction	Description
cfg_monito r_enable	1	Input	Master runtime gate. 0 = monitor inert: no allocation, transaction CAM held clear, and the upstream ready is never stalled (a disabled monitor cannot block the datapath). 1 = normal operation
cam_clear	1	Input	Synchronous clear of the monitor transaction CAM (driven from the harness clear control bit, e.g. CTRL[4])
cfg_error_e nable	1	Input	Enable error packet generation

Port	Width	Direction	Description
cfg_timeout_enable	1	Input	Enable timeout packet generation
cfg_performance_enable	1	Input	Enable performance packet generation (see Performance Monitoring)
cfg_completion_enable	1	Input	Enable transaction-completion packets
cfg_threshold_enable	1	Input	Enable threshold-crossed packets
cfg_debug_enable	1	Input	Enable debug/trace packets (gates the debug cone — the 6th reporter sub-block)
cfg_timeout_cycles	16	Input	Unified coarse timeout control, a MICROSECOND count passed through at FULL 16-bit width: 1..65535 us per phase; 0 = 16'hFFFF (~65 ms, effectively never). One value drives all three phase counts (addr/data/resp). The old 4-bit squash that saturated >= 16 at 15 us is retired
cfg_latency_threshold	32	Input	Latency threshold for performance alerts
cfg_freq_counter_lut_index	4	Input	counter_freq_invariant LUT index scaling the 1 us timer tick

Detection-cone enables: cfg_completion_enable, cfg_threshold_enable, and cfg_debug_enable turn on the completion, threshold, and debug reporter sub-blocks respectively. cfg_debug_enable gates the **debug cone** — the 6th reporter sub-block (axi_monitor_reporter_debug). In this wrapper the debug module's cfg_debug_level (4) and cfg_debug_mask (16) inputs

are tied to 4'h0 / 16'h0; `cfg_active_trans_threshold` is driven from the `ACTIVE_TRANS_THRESHOLD` parameter (default `MAX_TRANSACTIONS/2`).
None are wrapper ports.

5.3.5 AXI Protocol Filtering Configuration

Port	Width	Direction	Description
<code>cfg_axi_pkt_mask</code>	16	Input	Packet type filter (Level 1)
<code>cfg_axi_err_select</code>	16	Input	Error routing configuration (Level 2)
<code>cfg_axi_err_or_mask</code>	16	Input	Error event filter (Level 3)
<code>cfg_axi_timeout_mask</code>	16	Input	Timeout event filter (Level 3)
<code>cfg_axi_completion_mask</code>	16	Input	Completion event filter (Level 3)
<code>cfg_axi_threshold_mask</code>	16	Input	Threshold event filter (Level 3)
<code>cfg_axi_performance_mask</code>	16	Input	Performance event filter (Level 3)
<code>cfg_axi_address_mask</code>	16	Input	Address event filter (Level 3)
<code>cfg_axi_debug_mask</code>	16	Input	Debug event filter (Level 3)

5.3.6 Monitor Bus Output

Port	Width	Direction	Description
<code>monbus_valid</code>	1	Output	Monitor packet valid
<code>monbus_ready</code>	1	Input	Monitor packet ready (backpressure)
<code>monbus_packet</code>	128	Output	<code>monitor_packet_t</code> (see format below)
<code>monbus_timestamp</code>	64	Output	<code>monbus_timestamp_t</code> paired atomically with

Port	Width	Direction	Description
debug_block_ready	1	Output	monbus_packet Observability tap for the block_ready gating net (drives nothing internally; leave unconnected if unused)
i_mon_time	64	Input	Free-running counter from monbus_group_core, sampled at packet emission

5.3.7 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Core busy indicator
active_transactions	8	Output	Number of outstanding transactions
error_count	16	Output	Lifetime count of error+timeout packets actually emitted (reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
transaction_count	32	Output	Lifetime count of completion packets actually emitted (zero-extended 16-bit reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
cfg_conflict_error	1	Output	Configuration conflict detected

5.3.8 Packet filters

Two independent runtime filters cut monbus traffic without touching the datapath. Both are inert until driven, which is the failure to watch for: the build-time parameter only decides whether the logic is SYNTHESISED, and a design that sets the parameter but leaves the `cfg_*` ports tied low filters nothing and looks like the feature is broken.

Address-range filter — `ADDR_FILTER_ENABLE` (bit, default 0) builds it.

Port	Width	Description
<code>cfg_addr_filter_enable</code>	1	High: suppress packets for transactions outside the window. Low: inert, whatever the parameter says
<code>cfg_addr_filter_low</code>	<code>ADDR_WIDTH</code>	Window base, inclusive
<code>cfg_addr_filter_high</code>	<code>ADDR_WIDTH</code>	Window limit, inclusive


The verdict is latched per table entry at `ALLOCATION`, from the command address, and held for that entry's life. Widening the window mid-flight does not un-filter entries already admitted — which is exactly what makes it safe to reprogram live, since an entry's fate is decided when it is admitted and the retire accounting cannot be corrupted afterwards. Contrast the address-range `CHECKER` (`N_ADDR_RANGES`), which re-evaluates per command.

Runtime ID filter — overrides the `ID_MATCH_BASE/ID_MATCH_COUNT` elaboration constants so an instance can be retargeted at a different master without a rebuild.

Port	Width	Description
<code>cfg_id_filter_enable</code>	1	High: use the window below. Low: use the parameters, bit-identical to a build without this feature
<code>cfg_id_match_base</code>	<code>ID_WIDTH</code>	First ID owned
<code>cfg_id_match_count</code>	<code>ID_WIDTH+1</code>	How many; 0 means ALL, matching the parameter rule so a zeroed register block does not silently filter everything away

The window is half-open: `[base, base + count)`.

5.4 Functional Description



Architecture

5.4.1 Monitor Backpressure (block_ready)

`block_ready` is exported as the `debug_block_ready` output port – the wrapper deliberately makes the gating contract observable (the `_mon_cg` wrapper ties it off rather than forwarding it). It goes low when the monitor’s transaction-table occupancy reaches its blocking threshold (a function of `MAX_TRANSACTIONS`; the reporter FIFO depth `INTR_FIFO_DEPTH` has no path to it). The wrapper ANDs it into the upstream-facing `fub_axi_arready` so a saturated monitor throttles new transactions at the handshake instead of dropping events.

- **Where the stall lands:** the upstream `fub_axi_arready` is forced low until the monitor drains.
- **When `USE_MONITOR=0`:** `block_ready` is internally tied high, so the wrapper imposes no stall and runs at full bandwidth.
- **When `cfg_monitor_enable=0`:** the wrapper gate forces the upstream ready open, so a runtime-disabled monitor can never stall the datapath (the AXI4

monitors assert this as an in-RTL formal property, `ap_disabled_never_stalls`; this module has no `ifdef FORMAL` block of its own, so here the guarantee rests on the gate expression above, not a proof).

- **For axi5 slave variants** (only applies to `axi5_slave_rd_mon`): the monitor watches the FUB-side handshake, so there is a `SKID_DEPTH_AR` cycle lag between `block_ready` going low and new events ceasing. `MAX_TRANSACTIONS` should be sized to cover this margin.

Recovery is guaranteed by the **saturation-recovery contract**: command-originated table entries are capped at `MAX_TRANSACTIONS - cmd_entry_reserve(MAX_TRANSACTIONS)` (reserve = 4 for tables of 16 or more, 0 below; the function lives in `monitor_common_pkg`), and `block_ready` re-asserts at occupancy < `MAX_TRANSACTIONS - (reserve - 1)` – a threshold strictly ABOVE the command cap – so a saturated table always drains back below the reopen point. Blocking throttles; it never deadlocks. Tables smaller than 16 keep full legacy allocation (small tables cannot spare slots) and trade the recovery guarantee for tracking capacity. The contract is verified by in-RTL formal properties (mutation-checked) and a 100-seed deliberately-undersized-table stream sweep; see [axi_monitor_base](#) for the canonical description.

Sizing note: a monitor on a bus shared by several channels/requesters must size `MAX_TRANSACTIONS` to cover `NUM_CHANNELS × per-channel outstanding` plus margin – the per-channel limit alone makes the monitor throttle the shared master. Tables deeper than 64 also need Verilator's `--unroll-count` raised (default 64) in sim builds.

5.4.2 Address-Range Checker

With `N_ADDR_RANGES > 0` the wrapper instantiates the shared allowlist checker (`axi_monitor_addr_check`). Each range carries a DEBUG/ERROR flavor:

- **DEBUG range** — a hit emits a `PktTypeAddrMatch` (4'h8) packet with event code `AXI_ADDR_RANGE_MATCH` (8'h01), gated by `cfg_debug_enable`.
- **ERROR range** — the enabled ERROR ranges form an allowlist; an address in NONE of them emits a `PktTypeError` (4'h0) packet with event code `AXI_ERR_ADDR_RANGE` (8'h0D), gated by `cfg_error_enable`.

This wrapper does not expose `ADDR_RANGE_IS_ERROR`; all ranges default to the DEBUG (match) flavor.

Config inputs (active only when `N_ADDR_RANGES > 0`): - `cfg_addr_check_enable` — master on/off for the checker. - `cfg_addr_range_enable[N-1:0]` — per-range enable bit. - `cfg_addr_range_low/high[N-1:0][AXI_ADDR_WIDTH-1:0]` — inclusive bounds.

Event encoding: `event_data[63:60]` = `range_index` (matching DEBUG range, or 4'hF sentinel on an ERROR miss); `event_data[59:0]` = full address. **Filtering:** `AddrMatch` is dropped by `cfg_axi_addr_mask[1]`, the `ADDR_RANGE` error by `cfg_axi_error_mask[13]`. See the checker page for coalescing + formal properties.

5.4.3 Monitor Bus Packet Format

The 128-bit monbus_packet (paired with the 64-bit monbus_timestamp side-band signal) follows the standardized AMBA monitor bus format:

Bits [127:124] - Packet Type:
0x0 = ERROR Error events (SLVERR, DECERR, protocol violations)
0x1 = COMPL Completion events (transaction finished)
0x2 = THRESH Threshold events
0x3 = TIMEOUT Timeout events
0x4 = PERF Performance metrics
0x8 = ADDR_MATCH Address match events
0x9 = APB APB-specific events
0xF = DEBUG Debug events
Bits [123:109] - Reserved (15 bits, forward-compat slack)
Bits [108:105] - Protocol (4 bits): 0x0=AXI, 0x1=AXIS, 0x2=APB, 0x3=ARB, 0x4=CORE
Bits [104:97] - Event Code (8 bits, protocol-specific)
Bits [96:88] - Channel ID (9 bits – AXI ID or channel index)
Bits [87:72] - Agent ID (16 bits, from AGENT_ID parameter)
Bits [71:64] - Unit ID (8 bits, from UNIT_ID parameter)
Bits [63:0] - Event Data (64 bits – full address, latency, etc.)

5.4.4 Filtering Hierarchy (two active levels, one reserved)

Level 1: Packet Type Mask (cfg_axi_pkt_mask)

```
// SET BIT = DROP that packet type (pkt_drop =  
cfg_axi_pkt_mask[pkt_type]),  
// and bits index the NUMERIC packet type from the format table:  
cfg_axi_pkt_mask[0] = 1 → DROP ERROR packets    (type 0x0)  
cfg_axi_pkt_mask[1] = 1 → DROP COMPL packets    (type 0x1)  
cfg_axi_pkt_mask[2] = 1 → DROP THRESH packets   (type 0x2)  
cfg_axi_pkt_mask[3] = 1 → DROP TIMEOUT packets (type 0x3)  
cfg_axi_pkt_mask[4] = 1 → DROP PERF packets     (type 0x4)  
cfg_axi_pkt_mask[8] = 1 → DROP ADDR_MATCH packets (type 0x8)  
cfg_axi_pkt_mask[15] = 1 → DROP DEBUG packets   (type 0xF)  
// e.g. 16'hFFF4 passes only ERROR|COMPL|TIMEOUT -- matching this  
page's examples
```

Level 2: cfg_axi_err_select (reserved – no routing)

Its ONLY use is the conflict check `cfg_conflict_error = |(cfg_axi_pkt_mask & cfg_axi_err_select)`; no error-routing logic exists anywhere in the monitor chain. Setting it to “reroute errors into completions” changes nothing except possibly tripping `cfg_conflict_error`.

****Level 3: Event Masks (cfg_axi_*_mask)****

Fine-grained control over specific events within each packet type: - `cfg_axi_error_mask`:
SLVERR, DECERR, orphan detection, etc. - `cfg_axi_timeout_mask`: AR timeout, R timeout,

response timeout - `cfg_axi_compl_mask`: Normal completion, error completion -
`cfg_axi_thresh_mask`: Outstanding transaction count, latency threshold - `cfg_axi_perf_mask`:
Average latency, peak bandwidth, utilization - `cfg_axi_addr_mask`: Address range tracking -
`cfg_axi_debug_mask`: Internal state, debug events

5.4.5 Error Detection Events

The monitor detects and reports:

Protocol Errors (implemented set): - Response-before-data ordering (EVT_PROTOCOL in the transaction manager) - Orphaned responses (response with no tracked transaction)

(Handshake-stability, ID-width, burst-length and address-alignment checks are NOT implemented – nothing in the monitor chain inspects those.)

Response Errors: - SLVERR (slave error response) - DECERR (decode error response) - Orphaned read data (no matching AR) – an R beat whose ID matches no live entry

There is no RID-versus-ARID comparison. `axi_monitor_trans_mgr` attributes an R beat to the OLDEST live entry sharing that ID, so a slave returning the RID of a *different* outstanding read is silently mis-attributed with no error. An RID matching nothing is the orphan case above.

Timeout Errors – per phase only: - AR channel stall (no ARREADY) – EVT_CMD_TIMEOUT - R channel stall (no RVALID) – EVT_DATA_TIMEOUT / EVT_RESP_TIMEOUT

`axi_monitor_timeout` runs three per-phase timers (addr, data, resp) and there is no whole-transaction timer. A read whose every phase keeps making progress just under its threshold can take arbitrarily long AR-to-RLAST without any timeout firing.

Threshold Violations: - Outstanding transaction count > threshold - Transaction latency > `cfg_latency_threshold`

5.4.6 Configuration Conflict Detection

The `cfg_conflict_error` output flags invalid configurations:

```
// A packet type dropped by cfg_axi_pkt_mask must not also be selected  
// for error routing by cfg_axi_err_select:  
assign cfg_conflict_error = |(cfg_axi_pkt_mask & cfg_axi_err_select);
```

Recommended: enable only ONE high-traffic packet type (completions or perf) at a time; the monitor bus sustains at most one packet per two cycles.

5.4.7 Performance Monitoring

When performance tracking is compiled in (ENABLE_PERF_LOGIC = 1, the wrapper default, with ENABLE_PERF_PACKETS fixed to 1 inside the monitor instance) and `cfg_perf_enable` is asserted at runtime, the monitor runs a **measurement-window state machine** plus a bank of data-channel utilization counters. All counters accumulate **only while a window is open**

(window_active = 1) and hold their values between windows so the host can read a completed window's totals.

5.4.7.1 The measurement window

A window is opened by a **start event** and closed by an **end event**. The event sources are selected by cfg_start_event_sel / cfg_end_event_sel (3-bit; e.g. 3'b010 selects the cfg_perf_enable edge) and can also be fired directly by the cfg_start_trigger / cfg_end_trigger pulses (from an engine or CSR write). cfg_window_force_close is a software override that closes the window immediately. While the window is open:

- window_active is high.
- window_cycles free-runs, counting every clock elapsed inside the window.

5.4.7.2 Utilization buckets (R data channel)

Every cycle inside the window is classified by the **R** data channel's valid/ready handshake into exactly one of four buckets:

Output	Width	Condition	Meaning
perf_prod_cycles	32	rvalid && rready	productive beat transferred
perf_bp_cycles	32	rvalid && !rready	back-pressure (data offered, sink not ready)
perf_starv_cycles	32	!rvalid && rready	starvation (sink ready, no data)
perf_idle_cycles	32	!rvalid && !rready	idle

The four buckets sum to window_cycles - 1 (the start cycle seeds window_cycles to 1 while the buckets reset to 0); the one-count skew is negligible for long windows.

5.4.7.3 Throughput counters

Output	Width	Meaning
perf_beat_count	32	R data beats transferred (= perf_prod_cycles, 1 beat/cycle)
perf_byte_count	64	bytes transferred = beats x (1 << latched ARSIZE), using the ARSIZE captured at the most recent AR address

Output	Width	Meaning
perf_burst_count	32	phase AR address-phase handshakes

Average burst length is $\text{perf_beat_count} / \text{perf_burst_count}$.

5.4.7.4 Performance Monitoring Ports

Port	Width	Direction	Description
cfg_perf_enable	1	Input	Enable performance-metric packet generation (also listed under Monitor Configuration)
cfg_start_event_sel	3	Input	Window start event source select
cfg_end_event_sel	3	Input	Window end event source select
cfg_start_trigger	1	Input	Pulse: open the measurement window
cfg_end_trigger	1	Input	Pulse: close the measurement window
cfg_window_force_close	1	Input	Software override: force the window closed
window_active	1	Output	High while a measurement window is open
window_cycles	32	Output	Cycles elapsed in the current window
perf_prod_cycles	32	Output	rvalid && rready cycles
perf_bp_cycles	32	Output	rvalid && !rready cycles (back-pressure)
perf_starv_cycles	32	Output	!rvalid && rready cycles (starvation)
perf_idle_cycles	32	Output	!rvalid && !rready

Port	Width	Direction	Description
cycles			cycles
perf_beat_count	32	Output	R data beats transferred
perf_byte_count	64	Output	bytes transferred
perf_burst_count	32	Output	AR address-phase handshakes

When `USE_MONITOR = 0` all perfmon outputs are tied to 0. With `USE_MONITOR = 1` and `ENABLE_PERF_LOGIC = 0`, only `error_count` / `transaction_count` read 0 – `window_active`, `window_cycles` and all `bucket/throughput` outputs remain LIVE.

5.5 Timing

5.5.1 Monitored Read Transaction with Error

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK`
- AR channel: `ARID`, `ARADDR`, `ARVALID`, `ARREADY`
- R channel: `RID`, `RDATA`, `RRESP (SLVERR)`, `RVALID`, `RREADY`
- Monitor bus: `monbus_valid`, `monbus_packet` showing ERROR packet
- Event sequence: AR → R error → ERROR packet generated

5.5.2 Timeout Detection

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK`
- AR channel: `ARVALID` asserted, `ARREADY` stuck low
- Timeout counter incrementing
- `cfg_timeout_cycles` threshold
- Monitor bus: `monbus_valid`, `monbus_packet` showing TIMEOUT packet

5.5.3 Performance Monitoring

Timing diagram pending. The signals and sequence this scenario exercises:

- Multiple read transactions
 - Latency measurement (AR to RLAST)
 - Monitor bus: PERF packets with latency data
 - Threshold comparison with `cfg_latency_threshold`
-

5.6 Usage Example

5.6.1 Functional Verification Configuration

```
axi5_master_rd_mon #(
    .AXI_ID_WIDTH          (8),
    .AXI_ADDR_WIDTH        (32),
    .AXI_DATA_WIDTH        (64),
    .AXI_USER_WIDTH        (4),
    .SKID_DEPTH_AR         (2),
    .SKID_DEPTH_R          (4),
    // Enable AXI5 features
    .ENABLE_NSAID          (1),
    .ENABLE_TRACE          (1),
    .ENABLE_MPAM           (1),
    .ENABLE_MECID          (1),
    .ENABLE_UNIQUE         (1),
    .ENABLE_CHUNKING       (1),
    .ENABLE_MTE            (1),
    .ENABLE_POISON         (1),
    // Monitor configuration
    .UNIT_ID               (1),
    .AGENT_ID              (10),
    .MAX_TRANSACTIONS      (16),
    .ENABLE_FILTERING      (1)
) u_axi5_master_rd_mon (
    .aclk                  (axi_clk),
    .aresetn               (axi_rst_n),

    // FUB and Master interfaces
    // ... (connect AXI5 signals)

    // Monitor configuration - FUNCTIONAL DEBUG MODE
    .cfg_monitor_enable    (1'b1),           // Master gate: monitor active
    .cfg_error_enable      (1'b1),           // Enable errors
```

```

        .cfg_compl_enable    (1'b1),           // Enable completions
        .cfg_timeout_enable (1'b1),           // Enable timeouts
        .cfg_perf_enable    (1'b0),           // DISABLE (high traffic)
        .cfg_timeout_cycles (16'd10),         // 10 microseconds per phase
        .cfg_latency_threshold (32'd500),     // 500 cycle threshold
    (full 16-bit range)

    // Level 1: Enable ERROR, COMPL, TIMEOUT packets
    .cfg_axi_pkt_mask    (16'hFFF4),         // Drop all but ERROR|COMPL|
    TIMEOUT (set bit = drop)

    // Level 2: Route errors to ERROR packets
    .cfg_axi_err_select (16'h0000),         // No error re-routing (must
    not overlap pkt_mask drops)

    // Level 3: Enable all error events
    .cfg_axi_error_mask (16'h0000),         // Pass all error events (set
    bit = drop)
    .cfg_axi_timeout_mask (16'h0000),       // Pass all timeout events
    .cfg_axi_compl_mask (16'h0000),        // Pass all completion events

    // Monitor bus output
    .monbus_valid        (mon_valid),
    .monbus_ready        (mon_ready),
    .monbus_packet       (mon_pkt),

    // Status
    .busy                (master_busy),
    .active_transactions (active_trans),
    .cfg_conflict_error  (cfg_error)
);

// Downstream FIFO for monitor packets
gaxi_fifo_sync #(
    .DATA_WIDTH (128),
    .DEPTH      (256)
) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn   (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_pkt),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_pkt),
    .rd_ready      (consumer_ready)
);

```

5.6.2 Performance Analysis Configuration

```
// Monitor configuration - PERFORMANCE MODE
.cfg_monitor_enable (1'b1),           // Master gate MUST stay 1 (0
disables ALL monitoring)
.cfg_error_enable   (1'b1),           // Keep errors enabled
.cfg_compl_enable   (1'b0),           // Runtime-disable completions
(safe: auto-retire)
.cfg_timeout_enable (1'b0),           // DISABLE timeouts
.cfg_perf_enable    (1'b1),           // ENABLE performance
.cfg_timeout_cycles (16'd10),
.cfg_latency_threshold (32'd500),

// Level 1: Enable ERROR and PERF packets only
.cfg_axi_pkt_mask   (16'hFFEE),      // Drop all but ERROR|PERF (set bit
= drop)

// Level 3: Enable performance metrics
.cfg_axi_error_mask (16'h0000),      // Pass all error events (set bit =
drop)
.cfg_axi_perf_mask  (16'h0000),      // Pass all perf events
```

5.7 Design Notes

5.7.1 Configuration Best Practices

CRITICAL: Never enable COMPL + PERF simultaneously!

High packet volume can overwhelm monitor bus and cause backpressure.

Recommended Configurations:

Use Case	Enabled Packet Types	Notes
Functional debug	ERROR + COMPL + TIMEOUT	Catches bugs, monitors correctness
Performance tuning	ERROR + PERF	Latency, throughput metrics
Protocol compliance	ERROR + TIMEOUT	Minimal overhead

Use Case	Enabled Packet Types	Notes
Deep debug	ERROR + DEBUG	Internal state visibility

5.7.2 Transaction Table Sizing

MAX_TRANSACTION must accommodate maximum outstanding reads:

AXI Configuration	Recommended MAX_TRANSACTION
Single outstanding	4
Moderate pipelining	16
Deep pipelining	32-64
High-performance	128+

5.7.3 Filtering Strategy

Start broad, then narrow: 1. Enable all packet types initially 2. Identify high-traffic events 3. Mask low-value events with Level 3 filters 4. Separate configurations for different test phases

5.7.4 Monitor Bus Backpressure

The monitor respects monbus_ready backpressure: - Packets buffered internally when monbus_ready = 0 - A full internal FIFO RETRIES: the event stays unmarked in the transaction table and re-presents every cycle until space frees – nothing is dropped (upstream throttling via block_ready is the relief valve, exactly as the backpressure section describes) - **Always add downstream FIFO** for latency absorption

5.8 Related Modules

- [AXI5 Master Read](#) - Base module without monitoring
- [AXI5 Master Read CG](#) - With clock gating only
- [AXI5 Master Read Monitor CG](#) - Monitor + clock gating
- [AXI Monitor Filtered](#) - Monitor core specification
- [Monitor Package Spec](#) - Packet format details
- [AXI Monitor Configuration Guide](#) - Complete configuration reference

5.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

6 AXI5 Master Read with Monitor and Clock Gating

Module: `axi5_master_rd_mon_cg.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready

6.1 Overview

The AXI5 Master Read with Monitor and Clock Gating module combines `axi5_master_rd_mon` (AXI5 master with integrated monitoring) with intelligent clock gating for power optimization. This is the everything variant: comprehensive transaction monitoring, error detection, and automatic power management in one instantiation.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

6.1.1 Key Features

- Carries the full AXI5 signal set unmodified – transport, not semantics; see Scope above
- **All AXI5 extensions:** NSAID, TRACE, MPAM, MECID, UNIQUE, CHUNKING, MTE, POISON
- **Integrated AXI monitor** with 2-Level Filtering: packet-type drop masks + per-event masks (`err_select` is reserved – no routing)
- **Error detection:** Protocol violations, SLVERR, DECERR
- **Timeout monitoring:** Stuck transactions, stalled channels
- **Performance metrics:** Latency, throughput, outstanding transactions
- **MonBus output:** Standardized 128-bit monitor packet format paired with 64-bit side-band timestamp
- **Automatic clock gating** based on activity detection

- **Configurable idle threshold** before clock gating activates
- **Power savings** during idle periods
- **Transparent operation** - no protocol changes
- **Dual status outputs:** Monitor status + clock gating status
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized

6.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory

Parameter	Type	Default	Description
			partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitor unit identifier
AGENT_ID	int	10	Monitor agent identifier
MAX_TRANSACTION_S	int	16	Transaction table size
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage in monitor
USE_MONITOR	bit	1	Synthesis-time monitor enable (forwarded to inner monitor).
N_ADDR_RANGES	int	0	Number of address-range comparators (forwarded to base module).
ENABLE_ERROR_LOGIC	bit	1	Synthesis-cone enable for error detection (forwarded to base module)
ENABLE_TIMEOUT_LOGIC	bit	1	Synthesis-cone enable for timeout detection (forwarded to base

Parameter	Type	Default	Description
ENABLE_COMPL_LO GIC	bit	1	module) Synthesis-cone enable for completion tracking (forwarded to base module)
ENABLE_THRESHOL D_LOGIC	bit	1	Synthesis-cone enable for threshold detection (forwarded to base module)
ENABLE_PERF_LOGI C	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LO GIC	bit	0	Synthesis-cone enable for the debug/trace cone (forwarded to base module)
ACLK_MHZ	int	100	Clock frequency in MHz. Builds the microsecond tick LUT in counter_freq_invarian t. Leave this at 100 on a 90 MHz part and every us-denominated timeout is wrong, silently – it was unreachable through this wrapper until 2026- 09-01.
CFI_MIN_FREQ_MHZ	int	ACLK_MHZ	Lowest frequency the

Parameter	Type	Default	Description
			tick LUT must cover (dynamic-frequency builds).
CFI_MAX_FREQ_MHZ	int	ACLK_MHZ	Highest frequency the tick LUT must cover.
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue. Required (=1) whenever NUM_BANKS > 1.
NUM_BANKS	int	1	Transaction-table banking. >1 needs USE_WDATA_ORDER_Q=1; the inner module's elaboration guard fires otherwise.
ADDR_FILTER_ENABLE	bit	0	Synthesises the address-range report filter. The parameter only decides whether the logic EXISTS – a build that sets it and leaves <code>cfg_addr_filter_enable</code> low filters nothing and looks broken.
ID_FILTER_ENABLE	bit	0	Synthesises the ID report filter (see <code>cfg_id_*</code> for the runtime override).
ID_MATCH_BASE	int	0	First ID this instance owns.
ID_MATCH_COUNT	int	0	How many IDs; 0 means ALL, so a zeroed register block does not silently filter everything away.
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max 2^N-1 cycles)

6.2.1 Filter configuration (forwarded)

These reach the inner monitor through this wrapper; before 2026-09-01 they did not.

Port	Direction	Width	Description
cfg_addr_filter_enable	Input	1	High: suppress packets for transactions outside the window. Low: inert, whatever ADDR_FILTER_ENABLE says
cfg_addr_filter_low	Input	ADDR_WIDTH	Window base, inclusive
cfg_addr_filter_high	Input	ADDR_WIDTH	Window limit, inclusive
cfg_id_filter_enable	Input	1	High: use the runtime window below instead of the ID_MATCH_* parameters
cfg_id_match_base	Input	ID_WIDTH	First ID to accept
cfg_id_match_count	Input	ID_WIDTH+1	How many; 0 means ALL

6.3 Ports

6.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

6.3.2 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Clock gating enable (1=enable, 0=always

Port	Width	Direction	Description
			active)
cfg_cg_idle _count	CG_IDLE_CO UNT_WIDTH	Input	Idle cycles before gating activates

6.3.3 FUB AXI5 Interface (Slave Side - Input)

Same as axi5_master_rd_mon - see [AXI5 Master Read Monitor](#).

6.3.4 Master AXI5 Interface (Output Side)

Same as axi5_master_rd_mon - see [AXI5 Master Read Monitor](#).

6.3.5 Monitor Configuration

Same as axi5_master_rd_mon - see [AXI5 Master Read Monitor](#).

6.3.6 Monitor Bus Output


Port	Width	Direction	Description
monbus_v alid	1	Output	Monitor packet valid
monbus_re ady	1	Input	Monitor packet ready (backpressure)
monbus_p acket	128	Output	monitor_packet_t (128-bit format)
monbus_ti mestamp	64	Output	monbus_timestamp_t paired atomically with monbus_packet
i_mon_tim e	64	Input	Free-running counter from monbus_group_core, sampled at packet emission

6.3.7 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Core busy indicator
active_tran sactions	8	Output	Number of outstanding transactions
error_coun	16	Output	Cumulative error count

Port	Width	Direction	Description
t			(live – driven from the reporter's lifetime counter)
transaction_count	32	Output	Total transaction count (live – reporter lifetime counter, zero-extended)
cfg_conflict_error	1	Output	Configuration conflict detected
cg_gating	1	Output	Clock gating active (1=gated, 0=running)
cg_idle	1	Output	Interface idle (1=no activity)

6.4 Functional Description



Architecture

6.4.1 Combined Monitoring and Power Management

This module provides the best of both worlds:

Monitoring (from `axi5_master_rd_mon`): - Real-time transaction monitoring - Error and timeout detection - Performance metrics collection - Configurable packet filtering - MonBus output for system integration

Power Management (from axi5_master_rd_cg): - Automatic clock gating during idle periods - Configurable idle threshold - Activity-based wake-up - Status outputs for power monitoring

6.4.2 Clock Gating with Monitor Active

The clock gating logic considers monitor activity:

```
user_valid = fub_axi_arvalid || fub_axi_rvalid || int_busy ||  
             w_monbus_valid || (!active_transactions); // peer VALID,  
never peer READY  
axi_valid = m_axi_arvalid || m_axi_rvalid;  
  
// Clock remains active if:  
// - User interface active (AR or R channels)  
// - AXI interface active  
// - CORE busy (transactions in flight in the datapath)  
// - A monitor packet is pending on the monitor bus (w_monbus_valid)  
// - The monitor CAM still holds entries (!active_transactions) --  
covers  
// the reporter's retire -> FIFO -> output emission window
```

Monitor-bus delivery is exactly-once across gating, at any idle count. A packet pending on the monitor bus is a wake term: the block stays awake (or re-wakes within a cycle) until the consumer accepts it, and the external monbus_valid is masked with !cg_gating so a consumer can never sample a valid that the reporter's stopped clock could not retire. The monitor CAM's occupancy (active_transactions) is a wake term too: a tracked entry stays in the CAM until its packet is marked into the reporter FIFO, and the registered count lags one cycle past that, meeting monbus_valid's assertion – so the clock cannot stop inside the reporter's few-cycle emission window and strand a trailing packet, even at cfg_cg_idle_count = 0.

val/amba/test_mon_cg_gating.py phase 6 asserts exactly-once delivery of exactly the packets generated.

6.4.3 Ready Signal Control During Gating

When clock gating is active, ready signals are forced low to prevent new transactions:

```
fub_axi_arready = cg_gating ? 1'b0 : int_arready;  
m_axi_rready = cg_gating ? 1'b0 : int_rready;
```

This ensures protocol compliance during power management.

6.4.4 Performance Monitoring

The clock-gated wrapper exposes the full perfmon interface of the base module and **forwards every port unchanged** to the inner axi5_master_rd_mon. The measurement-window state machine, the four R-channel utilization buckets (productive / back-pressure / starvation / idle), and the beat/byte/burst throughput counters behave exactly as documented in the base module —

see [Performance Monitoring in axi5_master_rd_mon](#) for the full narrative and per-bit semantics.

Forwarded perfmon ports (identical width and direction to the base module):

- **Inputs:** `cfg_perf_enable`, `cfg_start_event_sel` (3), `cfg_end_event_sel` (3), `cfg_start_trigger`, `cfg_end_trigger`, `cfg_window_force_close`
- **Outputs:** `window_active`, `window_cycles` (32), `perf_prod_cycles` (32), `perf_bp_cycles` (32), `perf_starv_cycles` (32), `perf_idle_cycles` (32), `perf_beat_count` (32), `perf_byte_count` (64), `perf_burst_count` (32)

The `perf_burst_count` output tracks AR (read address) handshakes. **WARNING:** an open measurement window is NOT a wake term – the window FSM and all counters run on the gated clock, so if the bus idles past `cfg_cg_idle_count` mid-window, `window_cycles` and the four buckets FREEZE while wall-clock time passes. For exact wall-clock windows hold `cfg_cg_enable` low around the measurement, or use the base module.

Alongside perfmon, the wrapper forwards the `cfg_compl_enable`, `cfg_threshold_enable`, and `cfg_debug_enable` control inputs, plus the six `ENABLE_*_LOGIC` synthesis-cone parameters (see [Parameters](#)), straight through to the base monitor.

6.5 Timing

6.5.1 Clock Gating with Monitor Activity

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK` (ungated)
- `GATED_ACLK` (gated clock)
- AXI transaction sequence
- Monitor packet generation
- Idle period detection
- `cg_gating` activation
- Monitor quiescent before clock stops

6.5.2 Wake-up with Immediate Monitoring

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK` (ungated)

- GATED_ACLK resuming
 - ARVALID assertion (wake trigger)
 - cg_gating deactivation
 - AXI transaction proceeds
 - Monitor packets generated immediately
-

6.6 Usage Example

6.6.1 Comprehensive Debug + Power Optimization

```
axi5_master_rd_mon_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .AXI_USER_WIDTH    (4),
    .SKID_DEPTH_AR     (2),
    .SKID_DEPTH_R      (4),
    // Enable all AXI5 features
    .ENABLE_NSaid      (1),
    .ENABLE_TRACE      (1),
    .ENABLE_MPAM       (1),
    .ENABLE_MECID      (1),
    .ENABLE_UNIQUE     (1),
    .ENABLE_CHUNKING   (1),
    .ENABLE_MTE        (1),
    .ENABLE_POISON     (1),
    // Monitor configuration
    .UNIT_ID           (1),
    .AGENT_ID          (10),
    .MAX_TRANSACTIONS  (16),
    .ENABLE_FILTERING  (1),
    // Clock gating configuration
    .CG_IDLE_COUNT_WIDTH (4)
) u_axi5_master_rd_mon_cg (
    .aclk               (axi_clk),
    .aresetn            (axi_rst_n),

    // Clock gating configuration
    .cfg_cg_enable      (power_save_enable),
    .cfg_cg_idle_count  (4'd3), // Gate after 4 idle cycles

    // FUB and Master interfaces
    // ... (connect AXI5 signals)
```

```

    // Monitor configuration - FUNCTIONAL DEBUG MODE
    .cfg_monitor_enable (1'b1),           // master monitor enable
    .cfg_compl_enable   (1'b1),           // completions (real port --
floating it defeats the FFF4 mask's intent)
    .cfg_error_enable   (1'b1),           // Errors
    .cfg_timeout_enable (1'b1),           // Timeouts
    .cfg_perf_enable    (1'b0),           // DISABLED
    .cfg_timeout_cycles (16'd10),         // 10 microseconds per phase (full
16-bit range)
    .cfg_latency_threshold (32'd500),

    // Filtering configuration
    .cfg_axi_pkt_mask   (16'hFFF4),       // Drop all but ERROR|COMPL|
TIMEOUT (set bit = drop)
    .cfg_axi_err_select (16'h0000),       // No error re-routing
    .cfg_axi_error_mask (16'h0000),       // set bit = drop
    .cfg_axi_timeout_mask (16'h0000),
    .cfg_axi_compl_mask (16'h0000),

    // Monitor bus
    .monbus_valid       (mon_valid),
    .monbus_ready       (mon_ready),
    .monbus_packet      (mon_pkt),

    // Status outputs
    .busy               (master_busy),
    .active_transactions (active_trans),
    .cfg_conflict_error (cfg_error),
    .cg_gating          (clock_gated),
    .cg_idle            (interface_idle)
);

// Monitor packet consumer with power-aware handling
always_ff @(posedge axi_clk or negedge axi_rst_n) begin
    if (!axi_rst_n) begin
        mon_pkt_count <= '0;
        power_cycles_saved <= '0;
    end else begin
        // Count monitor packets
        if (mon_valid && mon_ready)
            mon_pkt_count <= mon_pkt_count + 1;

        // Track power savings
        if (clock_gated)
            power_cycles_saved <= power_cycles_saved + 1;
    end
end
end

```

```

// Alert on configuration conflicts
assert property (@(posedge axi_clk) disable iff (!axi_rst_n)
    !cfg_error
) else $error("Monitor configuration conflict detected!");

// Downstream FIFO for monitor packets
gaxi_fifo_sync #(
    .DATA_WIDTH (128),
    .DEPTH      (256)
) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn   (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_pkt),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_pkt),
    .rd_ready      (consumer_ready)
);

```

6.7 Design Notes

6.7.1 When to Use This Module

Ideal for: - Battery-powered or power-sensitive systems - Bursty traffic patterns with significant idle periods - Systems requiring comprehensive debug visibility - Production systems needing runtime monitoring + power optimization

Consider alternatives if: - Continuous, high-throughput traffic (clock gating ineffective) - Ultra-low latency requirements (avoid gating overhead) - Area-constrained designs (monitor + CG adds ~10% area)

6.7.2 Configuration Strategy Matrix

Scenario	Monitor Config	Clock Gating Config	Expected Benefit
Development/Debug	ERROR + COMPL + TIMEOUT	Disabled	Full visibility, no wake latency
Performance Tuning	ERROR + PERF	Disabled	Metrics without power interference
Power Testing	ERROR only	Aggressive (count=0)	Maximum power savings

Scenario	Monitor Config	Clock Gating Config	Expected Benefit
Productio n	ERROR + TIMEOUT	Balanced (count=3)	Error detection + power savings

6.7.3 Monitor + Clock Gating Interaction

Key Considerations:

- 1. Monitor packets generated before gating:**
 - Monitor processes all events before idle state
 - MonBus packets FREEZE when the clock stops (see the WARNING above – nothing flushes them)
 - No events lost during gating transition
- 2. Wake latency includes monitor initialization:**
 - 1 wake-up register stage; first usable gated-clock edge 2 cycles after activity
 - Monitor ready immediately (no reset needed)
 - First transaction monitored correctly
- 3. Power savings account for monitor overhead:**
 - Monitor adds ~10% dynamic power when active
 - Clock gating saves ~80-90% when idle (first-order estimate – no power analysis has been run; same disclaimer as the sibling _cg page)
 - Net savings: 70-80% during idle periods

6.7.4 Verification Recommendations

- 1. Test monitor + CG independently first:**

```
// Phase 1: Monitor only (CG disabled)
.cfg_cg_enable (1'b0)
// Verify all monitor features

// Phase 2: CG only (monitor minimal)
.cfg_monitor_enable (1'b0)
.cfg_error_enable (1'b0)
.cfg_cg_enable (1'b1)
// Verify clock gating behavior

// Phase 3: Combined
// Both enabled, verify interaction
```


2. **Check monitor packet integrity across gating:**
 - No packets lost during gating transitions
 - No duplicate packets
 - Timestamps/latencies accurate
 3. **Measure actual power savings:**
 - Instrument with power counters
 - Compare vs. always-on baseline
 - Verify efficiency in target traffic patterns
-

6.8 Related Modules

- [AXI5 Master Read](#) - Base module
 - [AXI5 Master Read CG](#) - Clock gating only
 - [AXI5 Master Read Monitor](#) - Monitor only
 - [AXI5 Master Write Monitor CG](#) - Write variant
 - [AXI Monitor Configuration Guide](#) - Monitor setup
 - [AMBA Clock Gate Controller](#) - Clock gating details
-

6.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

7 AXI5 Master Write

Module: `axi5_master_wr.sv` **Location:** `rtl/amba/axi5/` **Status:** Production Ready

7.1 Overview

The AXI5 Master Write module is the master-side AW/W/B channel transport block. It carries a full AXI5 write signal set — AWATOP and the other AXI5 sideband extensions included — between a FUB (Functional Unit Block) interface and an external AXI5 master interface, with a configurable SKID buffer on each of the AW, W, and B channels.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. AWATOP is carried through unmodified but no atomic read-modify-write is performed, no MTE tag checking or BTAGMATCH generation is performed, and no outstanding-transaction tracking is done. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

7.1.1 Key Features

- Carries the full AXI5 signal set listed below, unmodified, across the SKID buffers
- **AWATOP:** Atomic transaction operation type (Compare/Swap, Fetch/Add, etc.)
- **AWNSAID:** Non-secure access identifier for security domains
- **AWTRACE:** Trace signal for debug and performance monitoring
- **AWMPAM:** Memory Partitioning and Monitoring (PartID + PMG)
- **AWMECID:** Memory Encryption Context ID for secure memory
- **AWUNIQUE:** Unique ID indicator for cache operations
- **AWTAGOP:** Memory tag operation (MTE - Memory Tagging Extension)
- **AWTAG:** Memory tags for address
- **WPOISON:** Write data poison indicator for error injection
- **WTAG:** Write data memory tags (MTE)
- **WTAGUPDATE:** Tag update mask for selective tag writing
- **BTRACE:** Response trace signal
- **BTAG/BTAGMATCH:** Response memory tags and tag match
- Configurable SKID buffer depths for AW, W, and B channels
- Busy signal for power management and clock gating
- AWREGION not implemented (see *Design Notes*)

7.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth (legal range 2..8 inclusive, any integer)
SKID_DEPTH_W	int	4	W channel SKID buffer depth (legal range 2..8 inclusive, any integer)

Parameter	Type	Default	Description
SKID_DEPTH_B	int	2	B channel SKID buffer depth (legal range 2..8 inclusive, any integer)
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension

Parameter	Type	Default	Description
ENABLE_POISON	bit	1	Enable poison indicator

7.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
SW	AXI_WSTRB_WIDTH	Write strobe width, one bit per data byte
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the awtag / wtag / btag fields
AWSize	Sum of the enabled AW fields	AW SKID buffer payload width
WSize	Sum of the enabled W fields	W SKID buffer payload width
BSize	Sum of the enabled B fields	B SKID buffer payload width

7.3 Ports

7.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

7.3.2 FUB AXI5 Interface (Slave Side - Input)

7.3.2.1 AW Channel

Port	Width	Direction	Description
fub_axi_awid	IW	Input	Write address ID
fub_axi_awadd	AW	Input	Write address

Port	Width	Direction	Description
r			
fub_axi_awlen	8	Input	Burst length
fub_axi_awsize	3	Input	Burst size
fub_axi_awburst	2	Input	Burst type
fub_axi_awlock	1	Input	Lock type
fub_axi_awcache	4	Input	Cache attributes
fub_axi_awprotection	3	Input	Protection attributes
fub_axi_awqos	4	Input	Quality of Service
fub_axi_awuser	UW	Input	User-defined signal
fub_axi_awvalid	1	Input	Write address valid
fub_axi_awready	1	Output	Write address ready

7.3.2.2 AXI5 AW Extensions

Port	Width	Direction	Description
fub_axi_awatop	AXI_ATOP_WIDTH	Input	Atomic operation type
fub_axi_awnsaid	AXI_NSAID_WIDTH	Input	Non-secure access ID
fub_axi_awtrace	1	Input	Trace signal
fub_axi_awmpam	AXI_MPAM_WIDTH	Input	Memory partitioning/monitoring
fub_axi_awmecid	AXI_MECID_WIDTH	Input	Memory encryption context ID
fub_axi_aw	1	Input	Unique ID indicator

Port	Width	Direction	Description
unique			
fub_axi_awtagop	AXI_TAGOP_WIDTH	Input	Tag operation (MTE)
fub_axi_awtag	TW	Input	Address memory tags

7.3.2.3 W Channel

Port	Width	Direction	Description
fub_axi_wdata	DW	Input	Write data
fub_axi_wstrb	SW	Input	Write strobes
fub_axi_wlast	1	Input	Last transfer in burst
fub_axi_wuser	UW	Input	User-defined signal
fub_axi_wvalid	1	Input	Write data valid
fub_axi_wready	1	Output	Write data ready

7.3.2.4 AXI5 W Extensions

Port	Width	Direction	Description
fub_axi_wpoison	1	Input	Data poison indicator
fub_axi_wtag	TW	Input	Write data tags
fub_axi_wtagupdate	NUM_TAGS	Input	Tag update mask

7.3.2.5 B Channel

Port	Width	Direction	Description
fub_axi_bid	IW	Output	Response ID
fub_axi_bresp	2	Output	Write response
fub_axi_buser	UW	Output	User-defined signal
fub_axi_bvalid	1	Output	Write response

Port	Width	Direction	Description
fub_axi_bready	1	Input	valid Write response ready

7.3.2.6 AXI5 B Extensions

Port	Width	Direction	Description
fub_axi_btrace	1	Output	Response trace
fub_axi_btag	TW	Output	Response tags
fub_axi_btagmatch	1	Output	Tag match response


7.3.3 Master AXI5 Interface (Output Side)

Same port list as FUB interface but with `m_axi_*` prefix and reversed directions.

7.3.4 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator for clock gating

7.4 Functional Description



Architecture

7.4.1 AXI5 Enhancements Over AXI4

Atomic Operations: - **AWATOP:** Supports atomic Compare/Swap, Fetch/Add, Fetch/And, etc. - Enables lock-free synchronization primitives

Security and Isolation: - **AWNSAID:** Identifies security domain for non-secure accesses - **AWMECID:** Provides encryption context for secure memory regions

Performance and Monitoring: - **AWTRACE:** Enables performance trace and debug capabilities - **AWMPAM:** Supports memory bandwidth partitioning and QoS

Advanced Features: - **AWUNIQUE:** Indicates unique cache line access (no sharing) - **AWTAGOP/AWTAG/WTAG:** Memory Tagging Extension for security - **WTAGUPDATE:** Selective tag update mask

Data Integrity: - **WPOISON:** Indicates corrupted or test data - **BTRACE/BTAG/BTAGMATCH:** Response with trace and tag information

Not implemented: - **AWREGION:** No port on this module. AxREGION is not deprecated by AXI5; it remains a valid optional signal and is simply omitted here. Decode or route by address instead, or use `axi4_master_wr`

7.4.2 Atomic Transactions

AWATOP is 6 bits wide (`AXI_ATOP_WIDTH = 6`). The module transports it unmodified; it does not perform the atomic operation. Executing the read-modify-write and returning the original data on the R channel is the downstream endpoint's responsibility.

AWATOP[5:4] - transaction class:

AWATOP[5:4]	Class	Description
2'b00	NonAtomic	Ordinary write; AWATOP[3:0] must be zero
2'b01	AtomicStore	Operation applied at the endpoint; no read data returned
2'b10	AtomicLoad	Operation applied at the endpoint; original data returned on R
2'b11	AtomicSwap / AtomicCompare	Selected by AWATOP[3:0] (see below)

AWATOP[3] - endianness (AtomicStore and AtomicLoad only):

AWATOP[3]	Meaning
1'b0	Little-endian operand
1'b1	Big-endian operand

AWATOP[2:0] - arithmetic/logical opcode (AtomicStore and AtomicLoad only):

AWATOP[2:0]	Operation
3'b000	ADD
3'b001	CLR (AND NOT)
3'b010	EOR (XOR)
3'b011	SET (OR)
3'b100	SMAX (signed maximum)
3'b101	SMIN (signed minimum)
3'b110	UMAX (unsigned maximum)
3'b111	UMIN (unsigned minimum)

Full-field encodings when AWATOP[5:4] is 2'b11:

AWATOP	Transaction
6'b110000	AtomicSwap
6'b110001	AtomicCompare
All other 2'b11 values	Reserved

Set `ENABLE_ATOMIC = 0` to drop AWATOP from the AW SKID payload when atomics are not used.

7.5 Timing

7.5.1 Basic Write Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- AWID, AWADDR, AWLEN, AWSIZE
- AWVALID, AWREADY
- AWATOP, AWNSAID, AWTRACE (AXI5 extensions)
- WDATA, WSTRB, WLAST

- WVALID, WREADY
- WPOISON, WTAG (AXI5 extensions)
- BID, BRESP
- BVALID, BREADY
- BTRACE, BTAG (AXI5 extensions)

7.5.2 Atomic Operation

Timing diagram pending. The signals and sequence this scenario exercises:

- AWATOP encoding for atomic operation
- Write data for atomic operand
- Response with atomic result

7.5.3 Memory Tagging Extension (MTE)

Timing diagram pending. The signals and sequence this scenario exercises:

- AWTAGOP encoding
 - AWTAG delivery with address
 - WTAG delivery with data
 - WTAGUPDATE mask
 - BTAGMATCH response
-

7.6 Usage Example

```
axi5_master_wr #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH     (64),
    .AXI_USER_WIDTH     (4),
    .SKID_DEPTH_AW      (2),
    .SKID_DEPTH_W        (4),
    .SKID_DEPTH_B        (2),
    // Enable AXI5 features
    .ENABLE_ATOMIC      (1),
    .ENABLE_NSaid        (1),
    .ENABLE_TRACE        (1),
    .ENABLE_MPAM         (1),
    .ENABLE_MECID        (1),
    .ENABLE_UNIQUE       (1),
```

```

        .ENABLE_MTE            (1),
        .ENABLE_POISON        (1)
    ) u_axi5_master_wr (
        .aclk                  (axi_clk),
        .aresetn               (axi_rst_n),

        // FUB interface (slave side)
        .fub_axi_awid          (fub_awid),
        .fub_axi_awaddr        (fub_awaddr),
        .fub_axi_awlen          (fub_awlen),
        .fub_axi_awsz          (fub_awsz),
        .fub_axi_awburst        (fub_awburst),
        .fub_axi_awlock         (fub_awlock),
        .fub_axi_awcache        (fub_awcache),
        .fub_axi_awprot         (fub_awprot),
        .fub_axi_awqos          (fub_awqos),
        .fub_axi_awuser         (fub_awuser),
        .fub_axi_awvalid        (fub_awvalid),
        .fub_axi_awready        (fub_awready),

        // AXI5 AW extensions
        .fub_axi_awatop         (fub_awatop),
        .fub_axi_awnsaid        (fub_awnsaid),
        .fub_axi_awtrace        (fub_awtrace),
        .fub_axi_awmpam         (fub_awmpam),
        .fub_axi_awmeced        (fub_awmeced),
        .fub_axi_awunique       (fub_awunique),
        .fub_axi_awtagop        (fub_awtagop),
        .fub_axi_awtag          (fub_awtag),

        // W channel
        .fub_axi_wdata          (fub_wdata),
        .fub_axi_wstrb          (fub_wstrb),
        .fub_axi_wlast          (fub_wlast),
        .fub_axi_wuser          (fub_wuser),
        .fub_axi_wvalid         (fub_wvalid),
        .fub_axi_wready         (fub_wready),

        // AXI5 W extensions
        .fub_axi_wpoison        (fub_wpoison),
        .fub_axi_wtag           (fub_wtag),
        .fub_axi_wtagupdate     (fub_wtagupdate),

        // B channel
        .fub_axi_bid            (fub_bid),
        .fub_axi_bresp          (fub_bresp),
        .fub_axi_buser          (fub_buser),

```

```

.fub_axi_bvalid      (fub_bvalid),
.fub_axi_bready      (fub_bready),

// AXI5 B extensions
.fub_axi_btrace      (fub_btrace),
.fub_axi_btag        (fub_btag),
.fub_axi_btagmatch    (fub_btagmatch),

// Master interface (output side)
.m_axi_awid          (m_axi_awid),
.m_axi_awaddr        (m_axi_awaddr),
// Every remaining m_axi_* port mirrors the fub_axi_* list above,
// same names and widths, opposite directions. All must be
connected.

// Status
.busy                (master_wr_busy)
);

```

7.7 Design Notes

7.7.1 Atomic Operation Support

When `ENABLE_ATOMIC=1`: - **AWATOP[5:4]** selects atomic type (Swap/Compare/Fetch-op) - **AWATOP[3:0]** selects operation for Fetch-op - Write data provides operand value - Response may include atomic result (implementation-dependent)

Common atomic operations: - **Atomic Swap**: Exchange memory value with register - **Compare and Swap**: Update memory if value matches - **Fetch and Add**: Read-modify-write atomically

7.7.2 Memory Tagging Extension (MTE)

When `ENABLE_MTE=1`: - **AWTAGOP**: Specifies tag operation for address tags - **AWTAG**: Provides address-level memory tags - **WTAG**: Provides data-level memory tags (1 tag per 16 bytes) - **WTAGUPDATE**: Mask for selective tag updates - **BTAG/BTAGMATCH**: Response includes tag information

7.7.3 Poison Support

When `ENABLE_POISON=1`: - **WPOISON**: Master flags data as poisoned - Use cases: Error injection, cache pollution testing, security

7.7.4 Feature Enable Strategy

Disable unused features to reduce area:

```
.ENABLE_ATOMIC    (0), // No atomic operations
.ENABLE_NSaid     (0), // No security domains
.ENABLE_TRACE     (0), // No trace capability
.ENABLE_MPAM      (0), // No memory partitioning
.ENABLE_MECID     (0), // No encryption
.ENABLE_UNIQUE    (0), // No unique access
.ENABLE_MTE       (0), // No memory tagging
.ENABLE_POISON    (0)  // No poison indication
```

7.8 Related Modules

- [AXI5 Master Read](#) - Master read interface
 - [AXI5 Slave Write](#) - Slave write interface
 - [AXI5 Master Write CG](#) - Clock-gated variant
 - [AXI5 Master Write Monitor](#) - With integrated monitoring
 - [AXI4 Master Write](#) - AXI4 version for comparison
-

7.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

8 AXI5 Master Write with Clock Gating

Module: axi5_master_wr_cg.sv **Location:** rtl/amba/axi5/ **Status:** Production Ready

8.1 Overview

The AXI5 Master Write with Clock Gating module wraps the standard axi5_master_wr core with intelligent clock gating for power optimization. When no AXI write activity is detected for a configurable number of idle cycles, the clock gates off automatically.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. AWATOP is carried through unmodified but no atomic read-modify-write is performed, no MTE tag checking or BTAGMATCH generation is performed, and no outstanding-transaction tracking is done. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

8.1.1 Key Features

- Carries the same AXI5 signal set as `axi5_master_wr`, which it wraps
 - **AWATOP**: Atomic operation support (compare-and-swap, atomic operations)
 - **AWNSAID**: Non-secure access identifier for security domains
 - **AWTRACE**: Trace signal for debug and performance monitoring
 - **AWMPAM**: Memory Partitioning and Monitoring (PartID + PMG)
 - **AWMECID**: Memory Encryption Context ID for secure memory
 - **AWUNIQUE**: Unique ID indicator for cache operations
 - **AWTAGOP**: Memory tag operation (MTE - Memory Tagging Extension)
 - **AWTAG**: Memory tags on address channel
 - **WPOISON**: Write data poison indicator for corrupted data detection
 - **WTAG/WTAGUPDATE**: Memory tags and tag update control (MTE)
 - **BTRACE/BTAG/BTAGMATCH**: Response trace and tag signals
 - **Automatic clock gating** based on activity detection
 - **Configurable idle count** before clock gating activates
 - **Power savings** during idle periods
 - **Transparent operation** - no protocol changes
 - **Status outputs** for clock gating state monitoring
 - **Power Savings**: traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized
-

8.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth
SKID_DEPTH_W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width

Parameter	Type	Default	Description
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max 2^N-1 cycles)

8.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
SW	AXI_WSTRB_WIDTH	Write strobe width, one bit per data byte
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the awtag / wtag / btag fields
AWSize	Sum of the enabled AW fields	AW SKID buffer payload width
WSize	Sum of the enabled W fields	W SKID buffer payload width
BSize	Sum of the enabled B fields	B SKID buffer payload width

8.3 Ports

8.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

8.3.2 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Clock gating enable (1=enable, 0=always active)
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating activates

8.3.3 FUB AXI5 Interface (Slave Side - Input)

8.3.3.1 AW Channel

Port	Width	Direction	Description
fub_axi_aw_id	IW	Input	Write address ID
fub_axi_aw_addr	AW	Input	Write address
fub_axi_aw_len	8	Input	Burst length
fub_axi_aw_size	3	Input	Burst size
fub_axi_aw_burst	2	Input	Burst type
fub_axi_aw_lock	1	Input	Lock type
fub_axi_aw_cache	4	Input	Cache attributes
fub_axi_aw_prot	3	Input	Protection attributes
fub_axi_aw_qos	4	Input	Quality of Service
fub_axi_aw_user	UW	Input	User-defined signal
fub_axi_aw_valid	1	Input	Write address valid
fub_axi_aw_ready	1	Output	Write address ready (forced 0 when gating)

8.3.3.2 AXI5 AW Extensions

Port	Width	Direction	Description
fub_axi_aw_atop	AXI_ATOP_W IDTH	Input	Atomic operation
fub_axi_aw_nsaid	AXI_NSAID_ WIDTH	Input	Non-secure access ID

Port	Width	Direction	Description
fub_axi_aw trace	1	Input	Trace signal
fub_axi_aw mpam	AXI_MPAM_ WIDTH	Input	Memory partitioning/monitoring
fub_axi_aw mecid	AXI_MECID_ WIDTH	Input	Memory encryption context ID
fub_axi_aw unique	1	Input	Unique ID indicator
fub_axi_aw tagop	AXI_TAGOP_ WIDTH	Input	Tag operation (MTE)
fub_axi_aw tag	TW	Input	Memory tags on address channel

8.3.3.3 W Channel

Port	Width	Direction	Description
fub_axi_w data	DW	Input	Write data
fub_axi_ws trb	SW	Input	Write strobes
fub_axi_wl ast	1	Input	Last transfer in burst
fub_axi_w user	UW	Input	User-defined signal
fub_axi_w valid	1	Input	Write data valid
fub_axi_wr eady	1	Output	Write data ready (forced 0 when gating)

8.3.3.4 AXI5 W Extensions

Port	Width	Direction	Description
fub_axi_wpois on	1	Input	Write data poison indicator
fub_axi_wtag	TW	Input	Memory tags

Port	Width	Direction	Description
fub_axi_wtagu pdate	NUM_TAGS	Input	on write data Tag update control (per 16B)

8.3.3.5 B Channel

Port	Width	Direction	Description
fub_axi_bid	IW	Output	Write response ID
fub_axi_bresp	2	Output	Write response
fub_axi_buser	UW	Output	User-defined signal
fub_axi_bvalid	1	Output	Write response valid
fub_axi_bready	1	Input	Write response ready

8.3.3.6 AXI5 B Extensions

Port	Width	Direction	Description
fub_axi_btrace	1	Output	Trace signal
fub_axi_btag	TW	Output	Memory tags in response
fub_axi_btagm atch	1	Output	Tag match result


8.3.4 Master AXI5 Interface (Output Side)

Same port list as FUB interface but with `m_axi_*` prefix and reversed directions.

8.3.5 Clock Gating Status Outputs

Port	Width	Direction	Description
cg_gating	1	Output	Clock gating active (1=clock gated, 0=clock running)
cg_idle	1	Output	Interface idle (1=no activity detected)

8.4 Functional Description



Architecture

8.4.1 Clock Gating Operation

The clock gating controller monitors activity on both user and AXI sides for all three write channels:

User-side activity detection:

```
user_valid = fub_axi_awvalid || fub_axi_wvalid || fub_axi_bvalid ||
int_busy // peer VALID (post-fix)
```

AXI-side activity detection:

```
axi_valid = m_axi_awvalid || m_axi_wvalid || m_axi_bvalid
```

Ready signal control during gating:

```
fub_axi_awready = cg_gating ? 1'b0 : int_awready;
fub_axi_wready = cg_gating ? 1'b0 : int_wready;
m_axi_bready = cg_gating ? 1'b0 : int_bready;
```

All three write channels must be idle before clock gating activates, ensuring no partial writes.

8.4.2 Ready Deassertion and Wake Behavior

While `cg_gating` is asserted, the ready outputs listed above are forced low.

This is legal AXI. A READY output may be deasserted for any number of cycles, and neither side may assume READY asserts within a bounded time, so holding it low is ordinary backpressure rather than a protocol violation. It cannot deadlock either: the same VALID being held off also feeds the activity detector, so gating releases and READY returns to the core's value.

Two consequences are worth designing around:

- **Wake latency adds to first-transfer latency.** Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream – with one exception: `apb4_slave_cdc_cg` drives `amba_clock_gate_ctrl` combinatorially and so registers once, not twice) before reaching the ICG enable, which is combinatorial. The AXI5 `_cg` wrappers drive the activity terms combinatorially, so there is 1 register stage and the first usable gated-clock edge arrives 2 cycles after activity asserts. Size `cfg_cg_idle_count` so that cost is amortized over the traffic burst that follows.
- **READY is a combinational function of `cg_gating`.** The path from the idle counter to the `fub_axi_awready` and `fub_axi_wready` outputs may need attention during timing closure, particularly at high frequency.

8.4.3 Integration Caveat: `fub_axi_bready` in the Activity Term

The activity detector uses the corresponding VALID (`fub_axi_bvalid`), never the peer's READY. (Historically this term was `fub_axi_bready`, which meant a peer parking its ready high – a common and entirely correct style – pinned the block permanently awake and defeated gating; that defect was fixed family-wide, matching the rule the `mon_cg` wrappers always carried.)

An always-ready consumer no longer prevents gating.

8.4.4 AXI5 Write-Specific Features

Atomic transactions (AWATOP): When `ENABLE_ATOMIC=1`, AWATOP is packed into the AW SKID payload and carried through unmodified, so the following can be signalled end to end: - AtomicStore - AtomicLoad - AtomicSwap - AtomicCompare - The ADD/CLR/EOR/SET/SMAX/SMIN/UMAX/UMIN opcodes of AtomicStore and AtomicLoad

The module does not execute the atomic operation. See [AXI5 Master Write](#) for the full AWATOP encoding.

Memory Tagging on Write (MTE): When `ENABLE_MTE=1`: - **AWTAGOP:** Specifies tag operation for write address - **AWTAG:** Memory tags sent with address - **WTAG:** Memory tags sent with each

data beat - **WTAGUPDATE**: Controls which tags to update (per 16 bytes) - **BTAG**: Memory tags returned in response - **BTAGMATCH**: Tag match result

Write Poison (WPOISON): When `ENABLE_POISON=1`: - Indicates corrupted or invalid write data - Propagated to memory/cache - May trigger error response (SLVERR)

8.4.5 Idle Counter Configuration

Same as read variant - see [AXI5 Master Read CG](#).

8.5 Timing

8.5.1 Clock Gating with Write Burst

Timing diagram pending. The signals and sequence this scenario exercises:

- `ACLK` (ungated)
- `GATED_ACLK` (gated clock)
- `AW` channel: `AWVALID`, `AWREADY`
- `W` channel: `WDATA`, `WLAST`, `WVALID`, `WREADY`
- `B` channel: `BVALID`, `BREADY`
- Idle counter after `BREADY`
- `cg_gating` activation after idle count

8.5.2 Atomic Operation with Clock Gating

Timing diagram pending. The signals and sequence this scenario exercises:

- `AWATOP` encoding
 - Atomic write sequence
 - `BTAG` response
 - Clock gating after completion
-

8.6 Usage Example

```
axi5_master_wr_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH     (64),
```

```

.AXI_USER_WIDTH      (4),
.SKID_DEPTH_AW       (2),
.SKID_DEPTH_W        (4),
.SKID_DEPTH_B        (2),
// Enable AXI5 features
.ENABLE_ATOMIC       (1),
.ENABLE_NSaid        (1),
.ENABLE_TRACE        (1),
.ENABLE_MPAM         (1),
.ENABLE_MECID        (1),
.ENABLE_UNIQUE       (1),
.ENABLE_MTE          (1),
.ENABLE_POISON       (1),
// Clock gating configuration
.CG_IDLE_COUNT_WIDTH (4)
) u_axi5_master_wr_cg (
    .aclk              (axi_clk),
    .aresetn           (axi_rst_n),

    // Clock gating configuration
    .cfg_cg_enable     (power_save_enable),
    .cfg_cg_idle_count (4'd3), // Gate after 4 idle cycles

    // FUB interface (slave side)
    .fub_axi_awid      (fub_awid),
    .fub_axi_awaddr    (fub_awaddr),
    .fub_axi_awlen     (fub_awlen),
    .fub_axi_awsz      (fub_awsz),
    .fub_axi_awburst   (fub_awburst),
    .fub_axi_awlock    (fub_awlock),
    .fub_axi_awcache   (fub_awcache),
    .fub_axi_awprot    (fub_awprot),
    .fub_axi_awqos     (fub_awqos),
    .fub_axi_awuser    (fub_awuser),
    .fub_axi_awvalid   (fub_awvalid),
    .fub_axi_awready   (fub_awready),

    // AXI5 AW extensions
    .fub_axi_awatop    (fub_awatop),
    .fub_axi_awnsaid   (fub_awnsaid),
    .fub_axi_awtrace   (fub_awtrace),
    .fub_axi_awmpam    (fub_awmpam),
    .fub_axi_awmecid   (fub_awmecid),
    .fub_axi_awunique   (fub_awunique),
    .fub_axi_awtagop   (fub_awtagop),
    .fub_axi_awtag     (fub_awtag),

```



```

// W channel
.fub_axi_wdata      (fub_wdata),
.fub_axi_wstrb      (fub_wstrb),
.fub_axi_wlast      (fub_wlast),
.fub_axi_wuser      (fub_wuser),
.fub_axi_wvalid     (fub_wvalid),
.fub_axi_wready     (fub_wready),

// AXI5 W extensions
.fub_axi_wpoison    (fub_wpoison),
.fub_axi_wtag       (fub_wtag),
.fub_axi_wtagupdate (fub_wtagupdate),

// B channel
.fub_axi_bid        (fub_bid),
.fub_axi_bresp      (fub_bresp),
.fub_axi_buser      (fub_buser),
.fub_axi_bvalid     (fub_bvalid),
.fub_axi_bready     (fub_bready),

// AXI5 B extensions
.fub_axi_btrace     (fub_btrace),
.fub_axi_btag       (fub_btag),
.fub_axi_btagmatch  (fub_btagmatch),

// Master interface (output side)
.m_axi_awid         (m_axi_awid),
.m_axi_awaddr       (m_axi_awaddr),
// Every remaining m_axi_* port mirrors the fub_axi_* list above,
// same names and widths, opposite directions. All must be
connected.

// Clock gating status
.cg_gating          (clock_gated),
.cg_idle            (interface_idle)
);

// Power monitoring
always_ff @(posedge axi_clk or negedge axi_rst_n) begin
    if (!axi_rst_n) begin
        write_count <= '0;
        power_cycles_saved <= '0;
    end else begin
        if (fub_awvalid && fub_awready)
            write_count <= write_count + 1;
    end
end

```

```

        if (clock_gated)
            power_cycles_saved <= power_cycles_saved + 1;
    end
end

```

8.7 Design Notes

8.7.1 Write vs. Read Clock Gating

Aspect	Read (AR/R)	Write (AW/W/B)
Channels	2 (AR, R)	3 (AW, W, B)
Activity detection	2 valids	3 valids
Idle condition	Both channels idle	All 3 channels idle
Typical idle %	Higher (read-mostly traffic)	Lower (write completion delays)
Relative gating opportunity	Higher	Lower

8.7.2 Write-Specific Gating Considerations

Write data buffering: - Clock may gate after AW but before W (if W delayed) - SKID buffers ensure no data loss - Gate activation waits for W channel idle

Response latency: - B channel responses may delay gating - Typical: B arrives many cycles after W - Idle counter starts after BREADY

Atomic operations: - Longer latency than normal writes - Atomic read-modify-write sequence - Idle detection after atomic completion

8.8 Related Modules

- [AXI5 Master Write](#) - Non-gated base module
 - [AXI5 Master Read CG](#) - Read with clock gating
 - [AXI5 Master Write Monitor CG](#) - With monitoring + clock gating
 - [AMBA Clock Gate Controller](#) - Clock gating controller spec
-

8.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

9 AXI5 Master Write with Monitor

Module: `axi5_master_wr_mon.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready

9.1 Overview


The AXI5 Master Write with Monitor module wraps the standard `axi5_master_wr` core with an integrated `axi_monitor_filtered`, so every write transaction crossing the core is also visible to the monitor in real time. You get write transaction monitoring, error detection, and configurable packet filtering in one block — no external monitor to wire up.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

9.1.1 Key Features

- Carries the full AXI5 signal set unmodified (wraps `axi5_master_wr`) – transport, not semantics; see Scope above
- **AWATOP:** Atomic operation support (compare-and-swap, atomic operations)
- **AWNSAID:** Non-secure access identifier for security domains
- **AWTRACE:** Trace signal for debug and performance monitoring
- **AWMPAM:** Memory Partitioning and Monitoring (PartID + PMG)
- **AWMECID:** Memory Encryption Context ID for secure memory
- **AWUNIQUE:** Unique ID indicator for cache operations
- **AWTAGOP:** Memory tag operation (MTE - Memory Tagging Extension)
- **AWTAG:** Memory tags on address channel

- **WPOISON:** Write data poison indicator for corrupted data detection
- **WTAG/WTAGUPDATE:** Memory tags and tag update control (MTE)
- **BTRACE/BTAG/BTAGMATCH:** Response trace and tag signals
- **Integrated AXI monitor** with 2-Level Filtering: packet-type drop masks + per-event masks (err_select is reserved – no routing)
- **Error detection:** Protocol violations, SLVERR, DECERR
- **Timeout monitoring:** Stuck transactions, stalled channels
- **Performance metrics:** Latency, throughput, outstanding transactions
- **MonBus output:** Standardized 128-bit monitor packet format paired with 64-bit side-band timestamp
- **Configuration validation:** Detects filter conflicts



Module Architecture

9.2 Parameters

Transport sizing first, then the monitor knobs. The defaults are sane; MAX_TRANSACTIONS is the one to think about (see the backpressure section).

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth
SKID_DEPTH_W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_WSTRB_WIDTH	int	DATA_WIDTH/8	Write strobe width (calculated)
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID

Parameter	Type	Default	Description
			indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitor unit identifier
AGENT_ID	int	11	Monitor agent identifier (default 11 for write)
MAX_TRANSACTION	int	16	Transaction table size
ACTIVE_TRANSACTION_THRESHOLD	int	MAX_TRANSACTION/2	Active-transaction count that trips a threshold packet when <code>cfg_threshold_enable=1</code> . Replaces the former hardwired 8/4; threshold packets now scale with the table sizing
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue
NUM_BANKS	int	1	Banked transaction tables. >1 on a WRITE monitor requires <code>USE_WDATA_ORDER_Q=1</code> – <code>axi_monitor_trans_mgr</code> fails elaboration otherwise
ID_FILTER_ENABLE	bit	0	Synthesises the per-instance ID-slice filter
ID_MATCH_BASE	int	0	First ID this instance owns
ID_MATCH_COUNT	int	0	How many; 0 means ALL, so a zeroed register block does not silently filter everything away

Parameter	Type	Default	Description
ACLK_MHZ	int	100	Clock frequency in MHz – keeps the 1 us tick exact off-100MHz
CFI_MIN_FREQ_MHZ / CFI_MAX_FREQ_MHZ	int	= ACLK_MHZ	Freq-invariant counter LUT bounds (cfg_freq_sel indexes within them)
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage in monitor
USE_MONITOR	bit	1	Synthesis-time monitor enable. 0 = omit monitor and tie outputs to safe non-blocking defaults; 1 = full monitor functionality.
N_ADDR_RANGES	int	0	Number of address-range comparators. 0 = checker omitted (zero area). >0 = N independent [low, high] ranges; feeds the shared allowlist checker: a debug-range hit -> AddrMatch, an error-allowlist miss -> Error/ADDR_RANGE (see axi_monitor_addr_check.md).
ENABLE_ERROR_LOGIC	bit	1	Compile-in the error-detection cone (0 drops it

Parameter	Type	Default	Description
ENABLE_TIMEOUT_LOGIC	bit	1	Compile-in the timeout cone and the axi_monitor_timeout instance.
ENABLE_COMPL_LOGIC	bit	1	Compile-in the completion cone.
ENABLE_THRESHOLD_LOGIC	bit	1	Compile-in the threshold cone.
ENABLE_PERF_LOGIC	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LOGIC	bit	0	Compile-in the debug cone (off by default).

Synthesis-cone note: the six ENABLE_*_LOGIC parameters gate each detection cone at synthesis via generate-if, so unused logic drops to zero area (classic cones default on, debug off). Inside the wrapper's axi_monitor_filtered instance the perf/debug master switches are fixed (ENABLE_PERF_PACKETS = 1, ENABLE_DEBUG_MODULE = 0). The former CAM_PIPELINE / TRANS_CAM_PIPELINE parameters were removed — the transaction CAM is now always pipelined.

9.3 Ports

9.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock

Port	Width	Direction	Description
aresetn	1	Input	AXI active-low reset

9.3.2 FUB AXI5 Interface (Slave Side)

Same as axi5_master_wr - see [AXI5 Master Write](#) for complete port listing.

9.3.3 Master AXI5 Interface (Output Side)

Same as axi5_master_wr - see [AXI5 Master Write](#) for complete port listing.

9.3.4 Monitor Configuration

Same as axi5_master_rd_mon - see [AXI5 Master Read Monitor](#) for complete configuration port listing. This includes the cam_clear control input (1, Input) - synchronous clear of the monitor transaction CAM (driven from the harness clear control bit, e.g. CTRL[4]).

The configuration set also includes the detection-cone enables cfg_compl_enable, cfg_threshold_enable, and cfg_debug_enable (each 1, Input) which turn on the completion, threshold, and debug reporter sub-blocks. cfg_debug_enable gates the **debug cone** — the 6th reporter sub-block (axi_monitor_reporter_debug). In this wrapper the debug module's cfg_debug_level (4) and cfg_debug_mask (16) inputs are tied to 4'h0 / 16'h0; cfg_active_trans_threshold is driven from the ACTIVE_TRANS_THRESHOLD parameter (default MAX_TRANSACTIONS/2). None are wrapper ports.

9.3.5 Monitor Bus Output

Port	Width	Direction	Description
monbus_valid	1	Output	Monitor packet valid
monbus_ready	1	Input	Monitor packet ready (backpressure)
monbus_packet	128	Output	monitor_packet_t (see format below)
monbus_timestamp	64	Output	monbus_timestamp_t paired atomically with monbus_packet
debug_block_ready	1	Output	Observability tap for the block_ready gating net (drives nothing internally; leave unconnected if

Port	Width	Direction	Description
i_mon_time	64	Input	unused) Free-running counter from monbus_group_core, sampled at packet emission

9.3.6 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Core busy indicator
active_transactions	8	Output	Number of outstanding write transactions
error_count	16	Output	Lifetime count of error+timeout packets actually emitted (reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
transaction_count	32	Output	Lifetime count of completion packets actually emitted (zero-extended 16-bit reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
cfg_conflict_error	1	Output	Configuration conflict detected

9.3.7 Packet filters

Two independent runtime filters cut monbus traffic without touching the datapath. Both are inert until driven, which is the failure to watch for: the build-time parameter only decides whether the logic is SYNTHESISED, and a design that sets the parameter but leaves the `cfg_*` ports tied low filters nothing and looks like the feature is broken.

Address-range filter — ADDR_FILTER_ENABLE (bit, default 0) builds it.

Port	Width	Description
cfg_addr_filter_enable	1	High: suppress packets for transactions outside the window. Low: inert, whatever the parameter says
cfg_addr_filter_low	ADDR_WIDTH	Window base, inclusive
cfg_addr_filter_high	ADDR_WIDTH	Window limit, inclusive

The verdict is latched per table entry at ALLOCATION, from the command address, and held for that entry's life. Widening the window mid-flight does not un-filter entries already admitted — which is exactly what makes it safe to reprogram live, since an entry's fate is decided when it is admitted and the retire accounting cannot be corrupted afterwards. Contrast the address-range CHECKER (N_ADDR_RANGES), which re-evaluates per command.

Runtime ID filter — overrides the ID_MATCH_BASE/ID_MATCH_COUNT elaboration constants so an instance can be retargeted at a different master without a rebuild.

Port	Width	Description
cfg_id_filter_enable	1	High: use the window below. Low: use the parameters, bit-identical to a build without this feature
cfg_id_match_base	ID_WIDTH	First ID owned
cfg_id_match_count	ID_WIDTH+1	How many; 0 means ALL, matching the parameter rule so a zeroed register block does not silently filter everything away

The window is half-open: [base, base + count).

9.4 Functional Description

9.4.1 Monitor Bus Packet Format

Same 128-bit standardized format (with 64-bit side-band timestamp) as read monitor - see [AXI5 Master Read Monitor](#).

9.4.2 Write-Specific Monitoring Events

Write Transaction Tracking: The monitor correlates three channels: 1. **AW:** Address and control (AWID, AWADDR, AWLEN, etc.) 2. **W:** Write data beats (WDATA, WSTRB, WLAST) 3. **B:** Write response (BID, BRESP)

Event Timeline:

1. AW handshake → Transaction started
2. W beats → Data transfer monitored
3. WLAST → Write data complete
4. B response → Transaction complete

Error Detection Events:

Protocol Errors (implemented set): - Response-before-data ordering (EVT_PROTOCOL) - Orphaned responses (orphaned WRITE DATA cannot be detected on an AXI write monitor – with IS_AXI=1 data never allocates a table entry, so an unmatched W burst is invisible)

(Handshake-stability, WLAST, ID-width, burst-length, alignment and strobe checks are NOT implemented – the monitor taps only cmd/data/resp handshakes, IDs and response codes; none of those signals reach it.)

Response Errors: - SLVERR (slave error response) - DECERR (decode error response) - Orphaned write response (no matching AW) – a B beat whose ID matches no live entry

There is no BID-versus-AWID comparison. A slave returning the BID of a *different* outstanding write is silently mis-attributed with no error; a BID matching nothing is the orphan case above.

Timeout Errors – per phase only: - AW channel stall (no AWREADY) – EVT_CMD_TIMEOUT - W channel stall (no WREADY) – EVT_DATA_TIMEOUT - B channel stall (no BVALID) – EVT_RESP_TIMEOUT

axi_monitor_timeout runs three per-phase timers (addr, data, resp) and there is no whole-transaction timer. A write whose every phase keeps making progress just under its threshold can take arbitrarily long AW-to-B without any timeout firing.

Data Integrity: NOT monitored – WPOISON, MTE tags and ATOP status never reach the monitor (the AXI5 extension signals pass through the transport core untapped). The bullets this section once carried were a wishlist, not the implementation.

Threshold Violations: - Outstanding transaction count > threshold - Transaction latency > `cfg_latency_threshold`

9.4.3 Atomic Operation Monitoring

NOT implemented: `ENABLE_ATOMIC` shapes the `TRANSPORT` (`AWATOP` carried on the `AW` channel); the monitor does not tap `AWATOP` or `BTAGMATCH` and emits no atomic-specific events. `BRESP` errors on atomic transactions surface as ordinary `SLVERR/DECERR` events.

9.4.4 Filtering Hierarchy (two active levels, one reserved)

Same as read monitor - see [AXI5 Master Read Monitor](#).

9.4.5 Monitor Backpressure (`block_ready`)

`block_ready` is exported as the `debug_block_ready` output port – the wrapper deliberately makes the gating contract observable (the `_mon_cg` wrapper ties it off rather than forwarding it). It goes low when the monitor’s transaction-table occupancy reaches its blocking threshold (a function of `MAX_TRANSACTIONS`; the reporter FIFO depth `INTR_FIFO_DEPTH` has no path to it). The wrapper ANDs it into the upstream-facing `fub_axi_awready` so a saturated monitor throttles new transactions at the handshake instead of dropping events.

- **Where the stall lands:** the upstream `fub_axi_awready` is forced low until the monitor drains.
- **When `USE_MONITOR=0`:** `block_ready` is internally tied high, so the wrapper imposes no stall and runs at full bandwidth.
- **When `cfg_monitor_enable=0`:** the wrapper gate forces the upstream ready open, so a runtime-disabled monitor can never stall the datapath (the AXI4 monitors assert this as an in-RTL formal property, `ap_disabled_never_stalls`; this module has no `ifdef FORMAL` block of its own, so here the guarantee rests on the gate expression above, not a proof).
- The monitor’s command tap sits across the `AW SKID` from the `block_ready` gate (this master monitor mirrors the slave variant’s structure), so there is a `SKID_DEPTH_AW` cycle lag between `block_ready` going low and new events ceasing. `MAX_TRANSACTIONS` should be sized to cover this margin.

Recovery is guaranteed by the **saturation-recovery contract**: command-originated table entries are capped at `MAX_TRANSACTIONS - cmd_entry_reserve(MAX_TRANSACTIONS)` (reserve = 4 for tables of 16 or more, 0 below; the function lives in `monitor_common_pkg`), and `block_ready` re-asserts at occupancy < `MAX_TRANSACTIONS - (reserve - 1)` – a threshold strictly ABOVE the command cap – so a saturated table always drains back below the reopen point. Blocking throttles; it never deadlocks. Tables smaller than 16 keep full legacy allocation (small tables cannot spare slots) and trade the recovery guarantee for tracking capacity. The contract is verified

by in-RTL formal properties (mutation-checked) and a 100-seed deliberately-undersized-table stream sweep; see [axi_monitor_base](#) for the canonical description.

Sizing note: a monitor on a bus shared by several channels/requesters must size MAX_TRANSACTIONS to cover NUM_CHANNELS x per-channel outstanding plus margin – the per-channel limit alone makes the monitor throttle the shared master. Tables deeper than 64 also need Verilator's `--unroll-count` raised (default 64) in sim builds.

9.4.6 Address-Range Checker

With `N_ADDR_RANGES > 0` the wrapper instantiates the shared allowlist checker (`axi_monitor_addr_check`). Each range carries a DEBUG/ERROR flavor:

- **DEBUG range** — a hit emits a `PktTypeAddrMatch` (4'h8) packet with event code `AXI_ADDR_RANGE_MATCH` (8'h01), gated by `cfg_debug_enable`.
- **ERROR range** — the enabled ERROR ranges form an allowlist; an address in NONE of them emits a `PktTypeError` (4'h0) packet with event code `AXI_ERR_ADDR_RANGE` (8'h0D), gated by `cfg_error_enable`.

This wrapper does not expose `ADDR_RANGE_IS_ERROR`; all ranges default to the DEBUG (match) flavor.

Config inputs (active only when `N_ADDR_RANGES > 0`): - `cfg_addr_check_enable` — master on/off for the checker. - `cfg_addr_range_enable[N-1:0]` — per-range enable bit. - `cfg_addr_range_low/high[N-1:0][AXI_ADDR_WIDTH-1:0]` — inclusive bounds.

Event encoding: `event_data[63:60]` = `range_index` (matching DEBUG range, or 4'hF sentinel on an ERROR miss); `event_data[59:0]` = full address. **Filtering:** `AddrMatch` is dropped by `cfg_axi_addr_mask[1]`, the `ADDR_RANGE` error by `cfg_axi_error_mask[13]`. See the checker page for coalescing + formal properties.

9.4.7 Performance Monitoring

When performance tracking is compiled in (`ENABLE_PERF_LOGIC = 1`, the wrapper default, with `ENABLE_PERF_PACKETS` fixed to 1 inside the monitor instance) and `cfg_perf_enable` is asserted at runtime, the monitor runs a **measurement-window state machine** plus a bank of data-channel utilization counters. All counters accumulate **only while a window is open** (`window_active = 1`) and hold their values between windows so the host can read a completed window's totals.

9.4.7.1 The measurement window

A window is opened by a **start event** and closed by an **end event**. The event sources are selected by `cfg_start_event_sel` / `cfg_end_event_sel` (3-bit; e.g. 3'b010 selects the `cfg_perf_enable` edge) and can also be fired directly by the `cfg_start_trigger` / `cfg_end_trigger` pulses (from an engine or CSR write). `cfg_window_force_close` is a software override that closes the window immediately. While the window is open:

- `window_active` is high.
- `window_cycles` free-runs, counting every clock elapsed inside the window.

9.4.7.2 Utilization buckets (*W data channel*)

Every cycle inside the window is classified by the **W** data channel's valid/ready handshake into exactly one of four buckets:

Output	Width	Condition	Meaning
<code>perf_prod_cycles</code>	32	<code>wvalid && wready</code>	productive beat transferred
<code>perf_bp_cycles</code>	32	<code>wvalid && !wready</code>	back-pressure (data offered, sink not ready)
<code>perf_starv_cycles</code>	32	<code>!wvalid && wready</code>	starvation (sink ready, no data)
<code>perf_idle_cycles</code>	32	<code>!wvalid && !wready</code>	idle

The four buckets sum to `window_cycles - 1` (the start cycle seeds `window_cycles` to 1 while the buckets reset to 0); `utilization = perf_prod_cycles / window_cycles` is off by one count – negligible for long windows, use `window_cycles - 1` for exactness.

9.4.7.3 Throughput counters

Output	Width	Meaning
<code>perf_beat_count</code>	32	W data beats transferred (= <code>perf_prod_cycles</code> , 1 beat/cycle)
<code>perf_byte_count</code>	64	bytes transferred = beats x (1 << latched <code>AWSIZE</code>), using the <code>AWSIZE</code> captured at the most recent AW address phase
<code>perf_burst_count</code>	32	AW address-phase handshakes

Average burst length is `perf_beat_count / perf_burst_count`. (Transaction completion is still tracked on the B channel; the throughput counters measure the W data phase.)

9.4.7.4 Performance Monitoring Ports

Port	Width	Direction	Description
cfg_perf_enable	1	Input	Enable performance-metric packet generation (also listed under Monitor Configuration)
cfg_start_event_sel	3	Input	Window start event source select
cfg_end_event_sel	3	Input	Window end event source select
cfg_start_trigger	1	Input	Pulse: open the measurement window
cfg_end_trigger	1	Input	Pulse: close the measurement window
cfg_window_force_close	1	Input	Software override: force the window closed
window_active	1	Output	High while a measurement window is open
window_cycles	32	Output	Cycles elapsed in the current window
perf_prod_cycles	32	Output	wvalid && wready cycles
perf_bp_cycles	32	Output	wvalid && !wready cycles (back-pressure)
perf_starv_cycles	32	Output	!wvalid && wready cycles (starvation)
perf_idle_cycles	32	Output	!wvalid && !wready cycles
perf_beat_count	32	Output	W data beats transferred
perf_byte_count	64	Output	bytes transferred

Port	Width	Direction	Description
perf_burst _count	32	Output	AW address-phase handshakes

When USE_MONITOR = 0 all perfmon outputs are tied to 0. With USE_MONITOR = 1 and ENABLE_PERF_LOGIC = 0, only error_count / transaction_count read 0 – the window and bucket/throughput outputs remain LIVE.

9.5 Timing

9.5.1 Monitored Write Burst with Error

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- AW channel: AWID, AWADDR, AWLEN, AWVALID, AWREADY
- W channel: WDATA, WSTRB, WLAST, WVALID, WREADY
- B channel: BID, BRESP (SLVERR), BVALID, BREADY
- Monitor bus: monbus_valid, monbus_packet showing ERROR packet

9.5.2 Atomic Operation Monitoring

Timing diagram pending. The signals and sequence this scenario exercises:

- AWATOP encoding (atomic type)
- AW/W channels
- B response with BTAG
- Monitor packets for atomic sequence

9.5.3 Write Timeout Detection

Timing diagram pending. The signals and sequence this scenario exercises:

- AW channel: AWVALID asserted, AWREADY stuck low
- Timeout counter incrementing
- cfg_timeout_cycles threshold
- Monitor bus: TIMEOUT packet generated

9.6 Usage Example

9.6.1 Functional Verification Configuration

```
axi5_master_wr_mon #(
    .AXI_ID_WIDTH          (8),
    .AXI_ADDR_WIDTH        (32),
    .AXI_DATA_WIDTH        (64),
    .AXI_USER_WIDTH        (4),
    .SKID_DEPTH_AW         (2),
    .SKID_DEPTH_W          (4),
    .SKID_DEPTH_B          (2),
    // Enable AXI5 features
    .ENABLE_ATOMIC         (1),
    .ENABLE_NSAID          (1),
    .ENABLE_TRACE          (1),
    .ENABLE_MPAM           (1),
    .ENABLE_MECID          (1),
    .ENABLE_UNIQUE         (1),
    .ENABLE_MTE            (1),
    .ENABLE_POISON         (1),
    // Monitor configuration
    .UNIT_ID               (1),
    .AGENT_ID              (11), // Write agent
    .MAX_TRANSACTIONS      (16),
    .ENABLE_FILTERING      (1)
) u_axi5_master_wr_mon (
    .aclk                   (axi_clk),
    .aresetn                (axi_rst_n),

    // FUB interface (slave side)
    .fub_axi_awid           (fub_awid),
    .fub_axi_awaddr         (fub_awaddr),
    .fub_axi_awlen          (fub_awlen),
    .fub_axi_awsz           (fub_awsz),
    .fub_axi_awburst        (fub_awburst),
    .fub_axi_awlock         (fub_awlock),
    .fub_axi_awcache        (fub_awcache),
    .fub_axi_awprot         (fub_awprot),
    .fub_axi_awqos          (fub_awqos),
    .fub_axi_awuser         (fub_awuser),
    .fub_axi_awvalid        (fub_awvalid),
    .fub_axi_awready        (fub_awready),

    // AXI5 AW extensions
    .fub_axi_awatop         (fub_awatop),
    .fub_axi_awnsaid        (fub_awnsaid),
    .fub_axi_awtrace        (fub_awtrace),
```

```

.fub_axi_awmpam      (fub_awmpam),
.fub_axi_awmecedid   (fub_awmecedid),
.fub_axi_awunique    (fub_awunique),
.fub_axi_awtagop     (fub_awtagop),
.fub_axi_awtag       (fub_awtag),

// W channel
.fub_axi_wdata       (fub_wdata),
.fub_axi_wstrb       (fub_wstrb),
.fub_axi_wlast       (fub_wlast),
.fub_axi_wuser       (fub_wuser),
.fub_axi_wvalid      (fub_wvalid),
.fub_axi_wready      (fub_wready),

// AXI5 W extensions
.fub_axi_wpoison     (fub_wpoison),
.fub_axi_wtag        (fub_wtag),
.fub_axi_wtagupdate  (fub_wtagupdate),

// B channel
.fub_axi_bid         (fub_bid),
.fub_axi_bresp       (fub_bresp),
.fub_axi_buser       (fub_buser),
.fub_axi_bvalid      (fub_bvalid),
.fub_axi_bready      (fub_bready),

// AXI5 B extensions
.fub_axi_btrace      (fub_btrace),
.fub_axi_btag        (fub_btag),
.fub_axi_btagmatch   (fub_btagmatch),

// Master interface (output side)
// ... (connect all m_axi_* signals)

// Monitor configuration - FUNCTIONAL DEBUG MODE
.cfg_monitor_enable  (1'b1),           // Master gate: monitor active
.cfg_error_enable    (1'b1),           // Enable errors
.cfg_timeout_enable  (1'b1),           // Enable timeouts
.cfg_perf_enable     (1'b0),           // DISABLE (high traffic)
.cfg_timeout_cycles  (16'd10),         // 10 microseconds per phase
(full 16-bit range)
.cfg_latency_threshold (32'd500),      // 500 cycle threshold

// Level 1: Enable ERROR, COMPL, TIMEOUT packets
.cfg_axi_pkt_mask    (16'hFFF4),      // Drop all but ERROR|COMPL|
TIMEOUT (set bit = drop)

```

```

// Level 2: reserved (cfg_axi_err_select performs NO routing; only
the conflict check reads it)
.cfg_axi_err_select (16'h0000), // No error re-routing

// Level 3: Enable all error events
.cfg_axi_error_mask (16'h0000), // set bit = drop
.cfg_axi_timeout_mask (16'h0000),
.cfg_axi_compl_mask (16'h0000),

// Monitor bus output
.monbus_valid      (mon_valid),
.monbus_ready      (mon_ready),
.monbus_packet      (mon_pkt),

// Status
.busy              (master_busy),
.active_transactions (active_trans),
.cfg_conflict_error (cfg_error)
);

// Downstream FIFO for monitor packets
gaxi_fifo_sync #(
    .DATA_WIDTH (128),
    .DEPTH      (256)
) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn    (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_pkt),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_pkt),
    .rd_ready      (consumer_ready)
);

// Monitor packet decoder for write events
always_ff @(posedge axi_clk) begin
    if (fifo_valid && consumer_ready) begin
        case (fifo_pkt[127:124]) // Packet type (128-bit
monitor_packet_t)
            4'h0: begin // ERROR
                $display("Write Error: Event=%h, Ch=%h, Data=%h",
                    fifo_pkt[104:97], fifo_pkt[96:88],
                    fifo_pkt[63:0]);
            end
            4'h1: begin // COMPL

```

```

        $display("Write Complete: Ch=%h, Data=%h",
            fifo_pkt[96:88], fifo_pkt[63:0]);
    end
    4'h3: begin // TIMEOUT
        $display("Write Timeout: Event=%h, Ch=%h",
            fifo_pkt[104:97], fifo_pkt[96:88]);
    end
endcase
end
end
end

```

9.7 Design Notes

9.7.1 W-Channel Wiring into the Monitor Core

The wrapper feeds the shared `axi_monitor_base` data channel from the W channel with `data_id = AWID` (the W channel itself carries no WID in AXI4/AXI5) and `data_resp = 2'b00` (write data carries no response; the response arrives on B). This matches the AXI4 write-monitor convention. Before commit 95c9490a the AXI5 write monitors wired `data_id = BID` and `data_resp = BRESP` onto W beats (cross-channel), which mis-keyed write-data attribution; that defect is fixed.

9.7.2 Write vs. Read Monitoring Differences

Aspect	Read Monitor	Write Monitor
Channels monitored	2 (AR, R)	3 (AW, W, B)
Transaction ID	ARID → RID	AWID → BID
Data direction	Slave → Master	Master → Slave
Typical latency	Lower	Higher (write buffers)
Common errors	SLVERR on read data	SLVERR on write response
Atomic ops	Load atomics	Store/RMW atomics

9.7.3 Write Transaction Table Management

The transaction table tracks: - **AW phase:** Allocate entry, store address/control - **W phase:** Count beats; completion is WLAST OR the expected count – WLAST is not VERIFIED against AWLEN (no mismatch event) - **B phase:** Match BID to AWID, record response, deallocate entry

Outstanding write tracking:

Active transactions = (AW issued) - (B received)

9.7.4 Write Latency Measurement

Start: AW handshake (AWVALID && AWREADY) **End:** B handshake (BVALID && BREADY)

Latency: Clock cycles from start to end

Typical write latencies: - Single-beat write: 5-20 cycles - Burst write: 10-100 cycles - Atomic operation: 20-200 cycles (includes read phase)

9.7.5 Configuration Best Practices

Same as read monitor - see [AXI5 Master Read Monitor](#).

Write-specific tip: Writes often have higher latency variance than reads due to write buffering and posted writes. Set `cfg_latency_threshold` higher for write monitors.

9.8 Related Modules

- [AXI5 Master Write](#) - Base module without monitoring
 - [AXI5 Master Write CG](#) - With clock gating only
 - [AXI5 Master Write Monitor CG](#) - Monitor + clock gating
 - [AXI5 Master Read Monitor](#) - Read variant
 - [AXI Monitor Filtered](#) - Monitor core specification
 - [Monitor Package Spec](#) - Packet format details
 - [AXI Monitor Configuration Guide](#) - Complete configuration reference
-

9.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

10 AXI5 Master Write with Monitor and Clock Gating

Module: `axi5_master_wr_mon_cg.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready


10.1 Overview

Take the monitored write master and add power management. This module combines `axi5_master_wr_mon` (AXI5 write master with integrated monitoring) with activity-driven clock gating, so the write path keeps its full transaction monitoring and error detection while the clock shuts itself off during idle stretches.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

10.1.1 Key Features

- Carries the full AXI5 signal set unmodified – transport, not semantics; see Scope above
- **All AXI5 write extensions:** ATOP, NSAIID, TRACE, MPAM, MECID, UNIQUE, MTE, POISON
- **Integrated AXI monitor** with 2-Level Filtering: packet-type drop masks + per-event masks (`err_select` is reserved – no routing)
- **Error detection:** Protocol violations, SLVERR, DECERR
- **Timeout monitoring:** Stuck transactions, stalled channels
- **Performance metrics:** Latency, throughput, outstanding transactions
- **MonBus output:** Standardized 128-bit monitor packet format paired with 64-bit side-band timestamp
- **Automatic clock gating** based on write activity detection
- **Configurable idle threshold** before clock gating activates
- **Power savings** during idle periods
- **Transparent operation** - no protocol changes
- **Dual status outputs:** Monitor status + clock gating status
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized



Module Architecture

10.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth
SKID_DEPTH_W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer

Parameter	Type	Default	Description
			depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width (PartID + PMG)
AXI_MECID_WIDTH	int	16	Memory encryption context ID width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption context
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitor unit identifier
AGENT_ID	int	11	Monitor agent identifier (default 11 for write)

Parameter	Type	Default	Description
MAX_TRANSACTION S	int	16	Transaction table size
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STA GE	bit	0	Add pipeline stage in monitor
USE_MONITOR	bit	1	Synthesis-time monitor enable (forwarded to inner monitor).
N_ADDR_RANGES	int	0	Number of address- range comparators (forwarded to base module).
ENABLE_ERROR_LO GIC	bit	1	Synthesis-cone enable for error detection (forwarded to base module)
ENABLE_TIMEOUT_ LOGIC	bit	1	Synthesis-cone enable for timeout detection (forwarded to base module)
ENABLE_COMPL_LO GIC	bit	1	Synthesis-cone enable for completion tracking (forwarded to base module)
ENABLE_THRESHOL D_LOGIC	bit	1	Synthesis-cone enable for threshold detection (forwarded to base module)
ENABLE_PERF_LOGI C	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone

Parameter	Type	Default	Description
			and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LO GIC	bit	0	Synthesis-cone enable for the debug/trace cone (forwarded to base module)
ACLK_MHZ	int	100	Clock frequency in MHz. Builds the microsecond tick LUT in counter_freq_invariant. Leave this at 100 on a 90 MHz part and every us-denominated timeout is wrong, silently – it was unreachable through this wrapper until 2026-09-01.
CFI_MIN_FREQ_MHZ	int	ACLK_MHZ	Lowest frequency the tick LUT must cover (dynamic-frequency builds).
CFI_MAX_FREQ_MHZ	int	ACLK_MHZ	Highest frequency the tick LUT must cover.
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue. Required (=1) whenever NUM_BANKS > 1.
NUM_BANKS	int	1	Transaction-table banking. >1 needs USE_WDATA_ORDER_Q=1; the inner module's

Parameter	Type	Default	Description
ADDR_FILTER_ENABLE	bit	0	elaboration guard fires otherwise. Synthesises the address-range report filter. The parameter only decides whether the logic EXISTS – a build that sets it and leaves <code>cfg_addr_filter_enable</code> low filters nothing and looks broken.
ID_FILTER_ENABLE	bit	0	Synthesises the ID report filter (see <code>cfg_id_*</code> for the runtime override).
ID_MATCH_BASE	int	0	First ID this instance owns.
ID_MATCH_COUNT	int	0	How many IDs; 0 means ALL, so a zeroed register block does not silently filter everything away.
CG_IDLE_COUNT_WIDTH	int	4	Width of idle counter (max 2^N-1 cycles)

10.3 Ports

10.3.1 Filter configuration (forwarded)

These reach the inner monitor through this wrapper; before 2026-09-01 they did not.

Port	Direction	Width	Description
<code>cfg_addr_filter_enable</code>	Input	1	High: suppress packets for transactions outside the window. Low: inert, whatever <code>ADDR_FILTER_ENABLE</code> says

Port	Direction	Width	Description
cfg_addr_filter_low	Input	ADDR_WIDT H	Window base, inclusive
cfg_addr_filter_high	Input	ADDR_WIDT H	Window limit, inclusive
cfg_id_filter_enable	Input	1	High: use the runtime window below instead of the ID_MATCH_* parameters
cfg_id_match_base	Input	ID_WIDTH	First ID to accept
cfg_id_match_count	Input	ID_WIDTH+1	How many; 0 means ALL

10.3.2 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

10.3.3 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Clock gating enable (1=enable, 0=always active)
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating activates

10.3.4 FUB AXI5 Interface (Slave Side)

Same as axi5_master_wr_mon - see [AXI5 Master Write Monitor](#).

10.3.5 Master AXI5 Interface (Output Side)

Same as axi5_master_wr_mon - see [AXI5 Master Write Monitor](#).

10.3.6 Monitor Configuration

Same as `axi5_master_wr_mon` - see [AXI5 Master Write Monitor](#).

10.3.7 Monitor Bus Output

Port	Width	Direction	Description
<code>monbus_valid</code>	1	Output	Monitor packet valid
<code>monbus_ready</code>	1	Input	Monitor packet ready (backpressure)
<code>monbus_packet</code>	128	Output	<code>monitor_packet_t</code> (128-bit format)
<code>monbus_timestamp</code>	64	Output	<code>monbus_timestamp_t</code> paired atomically with <code>monbus_packet</code>
<code>i_mon_time</code>	64	Input	Free-running counter from <code>monbus_group_core</code> , sampled at packet emission

10.3.8 Status Outputs

Port	Width	Direction	Description
<code>busy</code>	1	Output	Core busy indicator
<code>active_transactions</code>	8	Output	Number of outstanding write transactions
<code>error_count</code>	16	Output	Cumulative error count (live – reporter lifetime counter)
<code>transaction_count</code>	32	Output	Total transaction count (live – reporter lifetime counter, zero-extended)
<code>cfg_conflict_error</code>	1	Output	Configuration conflict detected
<code>cg_gating</code>	1	Output	Clock gating active (1=gated, 0=running)
<code>cg_idle</code>	1	Output	Interface idle (1=no

Port	Width	Direction	Description
			activity)

10.4 Functional Description

10.4.1 Combined Write Monitoring and Power Management

This module stacks both jobs on the write path:

Monitoring (from `axi5_master_wr_mon`): - Real-time write transaction monitoring (AW/W/B) - Error and timeout detection - Performance metrics collection - Atomic operation tracking - Configurable packet filtering - MonBus output for system integration

Power Management (from `axi5_master_wr_cg`): - Automatic clock gating during write idle periods - Configurable idle threshold - Activity-based wake-up - Status outputs for power monitoring

10.4.2 Clock Gating with Write Monitor Active

The clock gating logic considers all three write channels plus monitor activity:

```

user_valid = fub_axi_awvalid || fub_axi_wvalid || fub_axi_bvalid ||
int_busy ||
                w_monbus_valid || (!active_transactions); // peer VALID,
never peer READY
axi_valid = m_axi_awvalid || m_axi_wvalid || m_axi_bvalid;

// Clock remains active if:
// - AW channel active (address phase)
// - W channel active (data phase)
// - B channel active (response phase)
// - Internal busy (transactions in flight)
// - A monitor packet is pending on the monitor bus (w_monbus_valid)
// - The monitor CAM still holds entries (!active_transactions) --
covers
// the reporter's retire -> FIFO -> output emission window

```

The monitor continues operating during clock gating transitions, ensuring no write events are lost. A packet pending on the monitor bus holds the block awake until the consumer accepts it, and the external `monbus_valid` is masked with `!cg_gating`, so monitor-bus delivery is exactly-once across gating at any idle count (asserted by `val/amba/test_mon_cg_gating.py` phase 6). The monitor CAM's occupancy (`active_transactions`) is also a wake term: a tracked entry stays in the CAM until its packet is marked into the reporter FIFO, so the clock cannot stop inside the reporter's few-cycle emission window and strand a trailing packet, even at `cfg_cg_idle_count = 0`.

10.4.3 Ready Signal Control During Gating

When clock gating is active, all write channel ready signals are forced low:

```
fub_axi_awready = cg_gating ? 1'b0 : int_awready;  
fub_axi_wready = cg_gating ? 1'b0 : int_wready;  
m_axi_bready = cg_gating ? 1'b0 : int_bready;
```

This ensures protocol compliance during power management across all write phases.

10.4.4 Performance Monitoring

The clock-gated wrapper exposes the full perfmon interface of the base module and **forwards every port unchanged** to the inner axi5_master_wr_mon. The measurement-window state machine, the four W-channel utilization buckets (productive / back-pressure / starvation / idle), and the beat/byte/burst throughput counters behave exactly as documented in the base module — see [Performance Monitoring in axi5_master_wr_mon](#) for the full narrative and per-bit semantics.

Forwarded perfmon ports (identical width and direction to the base module):

- **Inputs:** cfg_perf_enable, cfg_start_event_sel (3), cfg_end_event_sel (3), cfg_start_trigger, cfg_end_trigger, cfg_window_force_close
- **Outputs:** window_active, window_cycles (32), perf_prod_cycles (32), perf_bp_cycles (32), perf_starv_cycles (32), perf_idle_cycles (32), perf_beat_count (32), perf_byte_count (64), perf_burst_count (32)

The perf_burst_count output tracks AW (write address) handshakes. **WARNING:** an open measurement window is NOT a wake term – the window FSM and all counters run on the gated clock, so if the bus idles past cfg_cg_idle_count mid-window the counters FREEZE while wall-clock time passes, and trigger pulses arriving while gated are DROPPED. For exact wall-clock windows hold cfg_cg_enable low around the measurement, or use the base module.

Alongside perfmon, the wrapper forwards the cfg_compl_enable, cfg_threshold_enable, and cfg_debug_enable control inputs, plus the six ENABLE_*_LOGIC synthesis-cone parameters (see [Parameters](#)), straight through to the base monitor.

10.5 Timing

10.5.1 Clock Gating with Write Burst and Monitoring

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK (ungated)

- GATED_ACLK (gated clock)
- AW channel: AWVALID, AWREADY
- W channel: WDATA, WLAST, WVALID, WREADY
- B channel: BVALID, BREADY
- Monitor packets generated
- Idle period detection after B phase
- cg_gating activation
- Monitor quiescent before clock stops

10.5.2 Atomic Operation with Monitor + Clock Gating

Timing diagram pending. The signals and sequence this scenario exercises:

- AWATOP encoding
 - Atomic write sequence
 - Monitor packet for atomic operation
 - B response with BTAGMATCH
 - Clock gating after atomic completion
-

10.6 Usage Example

10.6.1 Comprehensive Write Debug + Power Optimization

```
axi5_master_wr_mon_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .AXI_USER_WIDTH    (4),
    .SKID_DEPTH_AW     (2),
    .SKID_DEPTH_W      (4),
    .SKID_DEPTH_B      (2),
    // Enable all AXI5 write features
    .ENABLE_ATOMIC     (1),
    .ENABLE_NSAID      (1),
    .ENABLE_TRACE      (1),
    .ENABLE_MPAM       (1),
    .ENABLE_MECID      (1),
    .ENABLE_UNIQUE     (1),
    .ENABLE_MTE        (1),
    .ENABLE_POISON     (1),
    // Monitor configuration
```

```

        .UNIT_ID            (1),
        .AGENT_ID           (11), // Write agent
        .MAX_TRANSACTIONS   (16),
        .ENABLE_FILTERING    (1),
        // Clock gating configuration
        .CG_IDLE_COUNT_WIDTH (4)
    ) u_axi5_master_wr_mon_cg (
        .aclk                (axi_clk),
        .aresetn              (axi_rst_n),

        // Clock gating configuration
        .cfg_cg_enable        (power_save_enable),
        .cfg_cg_idle_count    (4'd3), // Gate after 4 idle cycles

        // FUB and Master interfaces
        // ... (connect all AXI5 signals - AW, W, B channels)

        // Monitor configuration - FUNCTIONAL DEBUG MODE
        .cfg_monitor_enable   (1'b1), // Master gate: monitor active
        .cfg_error_enable     (1'b1), // Errors
        .cfg_timeout_enable   (1'b1), // Timeouts
        .cfg_perf_enable      (1'b0), // DISABLED
        .cfg_timeout_cycles   (16'd10), // 10 microseconds per phase (full
16-bit range)
        .cfg_latency_threshold (32'd800), // Higher for writes

        // Filtering configuration
        .cfg_axi_pkt_mask     (16'hFFF4), // Drop all but ERROR|COMPL|
TIMEOUT (set bit = drop)
        .cfg_axi_err_select   (16'h0000), // No error re-routing
        .cfg_axi_error_mask   (16'h0000), // set bit = drop
        .cfg_axi_timeout_mask (16'h0000),
        .cfg_axi_compl_mask   (16'h0000),

        // Monitor bus
        .monbus_valid         (mon_valid),
        .monbus_ready         (mon_ready),
        .monbus_packet        (mon_pkt),

        // Status outputs
        .busy                  (master_busy),
        .active_transactions   (active_trans),
        .cfg_conflict_error    (cfg_error),
        .cg_gating             (clock_gated),
        .cg_idle               (interface_idle)
    );

```

```

// Monitor packet consumer with write-specific handling
logic [31:0] write_count, write_errors, write_timeouts;
logic [31:0] power_cycles_saved; // (declared -- the example assigns
it below)
logic [63:0] total_write_latency;

always_ff @(posedge axi_clk or negedge axi_rst_n) begin
    if (!axi_rst_n) begin
        write_count <= '0;
        write_errors <= '0;
        write_timeouts <= '0;
        total_write_latency <= '0;
        power_cycles_saved <= '0;
    end else begin
        // Process monitor packets (128-bit monitor_packet_t)
        if (mon_valid && mon_ready) begin
            case (mon_pkt[127:124]) // Packet type
                4'h0: begin // ERROR
                    write_errors <= write_errors + 1;
                    $display("Write Error: EvtCode=%h, ChanID=%h,
EvtData=%h",
                                mon_pkt[104:97], mon_pkt[96:88],
mon_pkt[63:0]);
                end
                4'h1: begin // COMPL
                    write_count <= write_count + 1;
                    total_write_latency <= total_write_latency +
mon_pkt[63:0];
                end
                4'h2: begin // THRESH (was TIMEOUT in old layout)
                    // see monitor_common_pkg for current packet-type
mapping
                end
                4'h3: begin // TIMEOUT
                    write_timeouts <= write_timeouts + 1;
                    $display("Write Timeout: EvtCode=%h, ChanID=%h",
                                mon_pkt[104:97], mon_pkt[96:88]);
                end
            endcase
        end

        // Track power savings
        if (clock_gated)
            power_cycles_saved <= power_cycles_saved + 1;
    end
end

```

```

// Calculate average write latency
logic [31:0] avg_write_latency;
assign avg_write_latency = (write_count > 0) ?
    (total_write_latency / write_count) : 32'd0;

// Alert on configuration conflicts
assert property (@(posedge axi_clk) disable iff (!axi_rst_n)
    !cfg_error
) else $error("Write monitor configuration conflict detected!");

// Downstream FIFO for monitor packets
gaxi_fifo_sync #(
    .DATA_WIDTH (128),
    .DEPTH      (256)
) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn   (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_pkt),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_pkt),
    .rd_ready      (consumer_ready)
);

```

10.7 Design Notes

10.7.1 When to Use This Module

Ideal for: - Battery-powered systems with write-intensive workloads - Systems with bursty write traffic and significant idle periods - Designs requiring comprehensive write path visibility - Production systems needing runtime monitoring + power optimization - Write-heavy cache implementations - DMA engines with intermittent activity

Consider alternatives if: - Continuous streaming writes (clock gating ineffective) - Ultra-low write latency requirements (avoid gating overhead) - Area-constrained designs (monitor + CG adds ~12% area) (first-order estimate – no power/area analysis has been run) - Simple write-through caches (simpler monitoring sufficient)

10.7.2 Write-Specific Configuration Strategy

Write Path Characteristics:

Aspect	Typical Value	Impact on Configuration
Write latency	10-100 cycles	Set higher cfg_latency_threshold
Burst length	4-16 beats	Longer monitoring windows
Response delay	5-50 cycles	Longer idle count before gating
Atomic operations	20-200 cycles	Extended timeout thresholds

Recommended Configuration:

```
// For write path (vs. read path adjustments)
.cfg_cg_idle_count      (4'd5),      // Longer than read (B latency)
.cfg_timeout_cycles     (16'd15),    // 15 microseconds per phase (full 16-bit range)
.cfg_latency_threshold  (32'd800)    // Higher variance than reads
```

10.7.3 Monitor + Clock Gating Interaction for Writes

Key Write-Specific Considerations:

- Three-channel coordination:**
 - Monitor tracks AW, W, B phases independently
 - All three must be idle before gating
 - Longer idle detection time than read (2 channels)
- Write buffering impact:**
 - Posted writes may delay B responses
 - Clock gating may activate between W and B
 - Monitor ensures B responses still tracked after wake
- Atomic operation handling:**
 - Atomic ops have read+write phases
 - Longer latency prevents premature gating
 - Monitor tracks full atomic sequence
- Power savings accounting:**
 - Writes typically 60-70% traffic vs. reads (system dependent)
 - Write-specific gating saves 15-30% total power

- Combined with read path CG: 40-60% total savings

10.7.4 Performance Analysis with Write Monitoring

The monitor provides valuable write path metrics:

```
// Extract write performance from monitor packets
always_comb begin
    write_bandwidth = (write_count * data_width) / elapsed_cycles;
    write_efficiency = (active_write_cycles) / total_cycles;
    avg_outstanding = total_outstanding_samples / sample_count;
end

// Compare with/without clock gating
$display("Write Perf: BW=%d GB/s, Efficiency=%d%%, Power saved=%d%%",
    write_bandwidth, write_efficiency,
    (power_cycles_saved * 100) / total_cycles);
```

10.8 Related Modules

- [AXI5 Master Write](#) - Base module
 - [AXI5 Master Write CG](#) - Clock gating only
 - [AXI5 Master Write Monitor](#) - Monitor only
 - [AXI5 Master Read Monitor CG](#) - Read variant
 - [AXI Monitor Configuration Guide](#) - Monitor setup
 - [AMBA Clock Gate Controller](#) - Clock gating details
-

10.9 Testing

10.9.1 Verification Recommendations for Write Path

1. Test write burst + gating:

```
// Phase 1: Short bursts with gating between
for (int i = 0; i < 100; i++) begin
    write_burst(addr, len=4);
    wait_idle_cycles(10); // Allow gating
    check_monitor_packets();
end
```

2. Test atomic operations:

```
// Verify atomic ops don't get interrupted by gating
atomic_compare_swap(addr, old_val, new_val);
check_no_premature_gating();
verify_atomic_completion_monitored();
```

3. Test write errors with gating:

```
// Trigger SLVERR, verify monitored correctly
write_to_protected_address();
wait_error_packet();
check_gating_after_error_handled();
```

10.10 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

11 AXI5 Slave Read

Module: axi5_slave_rd.sv **Location:** rtl/amba/axi5/ **Status:** Production Ready

11.1 Overview


The AXI5 Slave Read module is the slave-side AR/R channel transport block. It receives read requests from an external AXI5 master and forwards them, with the full AXI5 sideband signal set intact, to backend memory or logic on the FUB (Functional Unit Block) interface.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no outstanding-transaction tracking. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

11.1.1 Key Features

- Carries the full AXI5 signal set listed below, unmodified, across the SKID buffers
- **ARNSAID:** Non-secure access identifier reception
- **ARTRACE:** Trace signal support

- **ARMPAM:** Memory Partitioning and Monitoring reception
- **ARMECID:** Memory Encryption Context ID reception
- **ARUNIQUE:** Unique ID indicator reception
- **ARCHUNKEN:** Chunking enable reception
- **ARTAGOP:** Memory tag operation reception (MTE)
- **RTRACE/RPOISON:** Response extensions
- **RCHUNKV/RCHUNKNUM/RCHUNKSTRB:** Chunking support
- **RTAG/RTAGMATCH:** Memory tag responses (MTE)
- SKID buffering for AR and R channels
- Busy signal for power management



Module Architecture

11.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth (legal range 2..8 inclusive, any integer)
SKID_DEPTH_R	int	4	R channel SKID buffer depth (legal range 2..8 inclusive, any integer)
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging

Parameter	Type	Default	Description
ENABLE_POISON	bit	1	Extension Enable poison indicator

11.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the rtag field
CHUNK_STRB_WIDTH	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	Width of rchunkstrb, one bit per 128-bit granule
ARSize	Sum of the enabled AR fields	AR SKID buffer payload width
RSize	Sum of the enabled R fields	R SKID buffer payload width

Note on AXI_WSTRB_WIDTH: this module declares AXI_WSTRB_WIDTH (default AXI_DATA_WIDTH/8) and its short alias SW, but neither is used. A read module has no W channel and therefore no write strobes. The parameter is retained only so the read and write module parameter lists line up; overriding it has no effect.

11.3 Ports

11.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

11.3.2 Slave AXI5 Interface (External Master Input)

11.3.2.1 AR Channel (Input)

Port	Width	Direction	Description
s_axi_arid	IW	Input	Read address ID
s_axi_araddr	AW	Input	Read address
s_axi_arlen	8	Input	Burst length
s_axi_arsize	3	Input	Burst size
s_axi_arburst	2	Input	Burst type
s_axi_arlock	1	Input	Lock type
s_axi_arcache	4	Input	Cache attributes
s_axi_arprot	3	Input	Protection attributes
s_axi_arqos	4	Input	Quality of Service
s_axi_aruser	UW	Input	User-defined signal
s_axi_arvalid	1	Input	Read address valid
s_axi_arready	1	Output	Read address ready
s_axi_arnsaid	AXI_NSAID_WIDTH	Input	Non-secure access ID (AXI5)
s_axi_artrace	1	Input	Trace signal (AXI5)
s_axi_armpam	AXI_MPAM_WIDTH	Input	Memory partitioning (AXI5)
s_axi_armecid	AXI_MECID_WIDTH	Input	Memory encryption context (AXI5)

Port	Width	Direction	Description
s_axi_arunique	1	Input	Unique ID indicator (AXI5)
s_axi_archunen	1	Input	Chunking enable (AXI5)
s_axi_artagop	AXI_TAGOP_WIDTH	Input	Tag operation (AXI5 MTE)

11.3.2.2 R Channel (Output)

Port	Width	Direction	Description
s_axi_rid	IW	Output	Read data ID
s_axi_rdata	DW	Output	Read data
s_axi_rresp	2	Output	Read response
s_axi_rlast	1	Output	Last transfer in burst
s_axi_ruser	UW	Output	User-defined signal
s_axi_rvalid	1	Output	Read data valid
s_axi_rready	1	Input	Read data ready
s_axi_rtrace	1	Output	Trace signal (AXI5)
s_axi_rpoison	1	Output	Data poison indicator (AXI5)
s_axi_rchunkv	1	Output	Chunk valid (AXI5)
s_axi_rchunknum	AXI_CHUNKNUM_WIDTH	Output	Chunk number (AXI5)
s_axi_rchunkstrob	CHUNK_STRB_WIDTH	Output	Chunk strobe (AXI5)
s_axi_rtag	TW	Output	Memory tags (AXI5 MTE)

Port	Width	Direction	Description
s_axi_rtagmatc h	1	Output	Tag match response (AXI5 MTE)

11.3.3 FUB Interface (Backend Memory/Logic Output)

Same signals as slave interface but with fub_axi_* prefix and reversed directions for AR (output) and R (input).

11.3.4 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator

11.4 Functional Description

This slave module acts as an adapter between: - **External AXI5 master** (s_axi_* interface) - **Backend memory or functional unit block** (fub_axi_* interface)

Signal Flow: 1. AR channel: External master → SKID → Backend 2. R channel: Backend → SKID → External master

SKID Buffering: Provides elasticity and breaks combinational paths for timing closure.

11.5 Timing

11.5.1 Basic Read Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- S_AXI_ARID, S_AXI_ARADDR, S_AXI_ARVALID, S_AXI_ARREADY
- FUB_AXI_ARVALID, FUB_AXI_ARREADY (request forwarded to the backend)
- FUB_AXI_RDATA, FUB_AXI_RVALID, FUB_AXI_RREADY
- S_AXI_RDATA, S_AXI_RLAST, S_AXI_RVALID, S_AXI_RREADY

11.6 Usage Example

```
axi5_slave_rd #(
    .AXI_ID_WIDTH          (8),
    .AXI_ADDR_WIDTH        (32),
    .AXI_DATA_WIDTH        (64),
    .SKID_DEPTH_AR         (2),
    .SKID_DEPTH_R          (4),
    .ENABLE_NSaid          (1),
    .ENABLE_TRACE          (1),
    .ENABLE_MPAM           (1),
    .ENABLE_MECID          (1),
    .ENABLE_UNIQUE         (1),
    .ENABLE_CHUNKING       (1),
    .ENABLE_MTE            (1),
    .ENABLE_POISON         (1)
) u_axi5_slave_rd (
    .aclk                   (axi_clk),
    .aresetn                (axi_rst_n),

    // Slave interface (from external master)
    .s_axi_arid             (s_axi_arid),
    .s_axi_araddr           (s_axi_araddr),
    .s_axi_arlen            (s_axi_arlen),
    // Every remaining s_axi_ar* port mirrors the fub_axi_ar* list.
    // All must be connected.
    .s_axi_arnsaid          (s_axi_arnsaid),
    .s_axi_artrace          (s_axi_artrace),
    // ... (connect AXI5 extensions)

    .s_axi_rid              (s_axi_rid),
    .s_axi_rdata            (s_axi_rdata),
    // Every remaining s_axi_r* port mirrors the fub_axi_r* list. All
    // must be connected.

    // FUB interface (to backend)
    .fub_axi_arid           (mem_arid),
    .fub_axi_araddr         (mem_araddr),
    // ... (connect to memory controller)

    .busy                   (slave_rd_busy)
);
```

11.7 Design Notes

- Use when you need AXI5 slave functionality with SKID buffering
 - Backend FUB interface can connect to memory controller, SRAM, or functional units
 - SKID buffers improve timing by breaking long combinational paths
 - Feature enables allow area optimization by disabling unused AXI5 extensions
-

11.8 Related Modules

- [AXI5 Slave Write](#) - Slave write interface
 - [AXI5 Master Read](#) - Master read interface
 - [AXI5 Slave Read CG](#) - Clock-gated variant
 - [AXI5 Slave Read Monitor](#) - With integrated monitoring
-

11.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

12 AXI5 Slave Read with Clock Gating

Module: axi5_slave_rd_cg.sv **Location:** rtl/amba/axi5/ **Status:** Production Ready


12.1 Overview

The AXI5 Slave Read with Clock Gating module wraps the standard axi5_slave_rd module with integrated clock gating for power optimization. When the module sits idle, the internal clock gates itself off.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no outstanding-transaction tracking. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

12.1.1 Key Features

- Carries the full AXI5 read signal set listed below, unmodified, across the SKID buffers
- **Integrated clock gating** for dynamic power reduction
- Configurable idle count before gating
- All AXI5 extensions supported (NSAID, TRACE, MPAM, MECID, UNIQUE, CHUNKING, MTE, POISON)
- Transparent gating - no protocol changes
- Gating status outputs for system monitoring
- SKID buffering for AR and R channels
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized



Module Architecture

12.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_A R	int	2	AR channel SKID buffer

Parameter	Type	Default	Description
			depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAI	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPA	bit	1	Enable memory

Parameter	Type	Default	Description
ENABLE_MECI D	bit	1	partitioning Enable memory encryption
ENABLE_UNIQ UE	bit	1	Enable unique ID indicator
ENABLE_CHUN KING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POIS ON	bit	1	Enable poison indicator
CG_IDLE_COU NT_WIDTH	int	4	Clock gating idle counter width

12.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the rtag field
CHUNK_STRB_WIDTH	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	Width of rchunkstrb, one bit per 128-bit granule
ARSize	Sum of the enabled AR fields	AR SKID buffer payload width
RSize	Sum of the enabled R fields	R SKID buffer payload width

Note on AXI_WSTRB_WIDTH: this module declares AXI_WSTRB_WIDTH (default AXI_DATA_WIDTH/8) and its short alias SW, but neither is used. A read module has no W channel

and therefore no write strobes. The parameter is retained only so the read and write module parameter lists line up; overriding it has no effect.

12.3 Ports

12.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

12.3.2 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

12.3.3 Slave AXI5 Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

12.3.4 FUB Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

12.3.5 Clock Gating Status

Port	Width	Direction	Description
cg_gating	1	Output	Clock is currently gated
cg_idle	1	Output	Module is idle

12.4 Functional Description

12.4.1 Clock Gating Behavior

Activity Detection: - **user_valid:** Asserted when slave interface has activity (arvalid, rvalid, or internal busy – peer VALID, post-fix) - **axi_valid:** Asserted when FUB interface has activity (arvalid, rvalid)

Gating State Machine:

```
stateDiagram-v2
    [*] --> ACTIVE

    ACTIVE --> COUNTING : !user_valid && !axi_valid
    COUNTING --> ACTIVE : user_valid || axi_valid
    COUNTING --> GATED : count == cfg_cg_idle_count
    GATED --> ACTIVE : user_valid || axi_valid

    state ACTIVE {
        note right of ACTIVE : Clock enabled<br/>cg_gating = 0
    }
    state COUNTING {
        note right of COUNTING : Idle countdown<br/>cg_gating = 0
    }
    state GATED {
        note right of GATED : Clock gated<br/>cg_gating = 1
    }
```

Key Points: - Clock gating disabled when `cfg_cg_enable = 0` - Ready signals forced to 0 when gated (prevents new transactions) - Gating only occurs after configured idle period - Any activity immediately ungates the clock

12.4.2 Ready Deassertion and Wake Behavior

While `cg_gating` is asserted, the ready outputs listed above are forced low.

This is legal AXI. A READY output may be deasserted for any number of cycles, and neither side may assume READY asserts within a bounded time, so holding it low is ordinary backpressure rather than a protocol violation. It cannot deadlock either: the same VALID being held off also feeds the activity detector, so gating releases and READY returns to the core's value.

Two consequences are worth designing around:

- **Wake latency adds to first-transfer latency.** Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream – with one exception: `apb4_slave_cdc_cg` drives `amba_clock_gate_ctrl` combinatorially and so registers once, not twice) before reaching the ICG

enable, which is combinational. The AXI5 _cg wrappers drive the activity terms combinationally, so there is 1 register stage and the first usable gated-clock edge arrives 2 cycles after activity asserts. Size `cfg_cg_idle_count` so that cost is amortized over the traffic burst that follows.

- **READY is a combinational function of cg_gating.** The path from the idle counter to the `s_axi_arready` output may need attention during timing closure, particularly at high frequency.

12.4.3 Integration Caveat: `s_axi_rready` in the Activity Term

The activity detector uses the corresponding VALID (`s_axi_rvalid`), never the peer's READY. (Historically this term was `s_axi_rready`, which meant a peer parking its ready high – a common and entirely correct style – pinned the block permanently awake and defeated gating; that defect was fixed family-wide, matching the rule the `mon_cg` wrappers always carried.)

An always-ready consumer no longer prevents gating.

12.4.4 Clock Gating Configuration

12.4.4.1 Idle Count Selection

<code>cfg_cg_idle_count</code>	Idle Cycles	Use Case
0	1	Aggressive power saving, frequent gating
1-3	2-4	Balanced, reduces gate churn
4-7	5-8	Conservative, for bursty traffic
8-15	9-16	Minimal gating (the 4-bit field maxes at 16 cycles – the count is LITERAL, gating at count+1, not a power of two)

Recommendations: - **Streaming workloads:** Higher count (4-8) to avoid frequent gate/ungate - **Sporadic transactions:** Lower count (0-2) for maximum power savings - **Real-time systems:** Disable gating or use high count to ensure deterministic latency

12.5 Timing

12.5.1 Clock Gating Sequence

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK (ungated)
 - GATED_ACLK
 - user_valid, axi_valid activity terms
 - Idle counter progression
 - cg_idle assertion
 - cg_gating activation
-

12.6 Usage Example

```
axi5_slave_rd_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .SKID_DEPTH_AR     (2),
    .SKID_DEPTH_R      (4),
    .CG_IDLE_COUNT_WIDTH(4),
    .ENABLE_NSaid      (1),
    .ENABLE_TRACE      (1),
    .ENABLE_MPAM       (1),
    .ENABLE_MECID      (1),
    .ENABLE_UNIQUE     (1),
    .ENABLE_CHUNKING   (1),
    .ENABLE_MTE        (1),
    .ENABLE_POISON     (1)
) u_axi5_slave_rd_cg (
    .aclk               (axi_clk),
    .aresetn            (axi_rst_n),

    // Clock gating config
    .cfg_cg_enable      (1'b1),           // Enable gating
    .cfg_cg_idle_count  (4'd3),           // Gate after 4 idle cycles
```

```

(count+1; a LITERAL count, not a power of two)

    // Slave interface (from external master)
    .s_axi_arid      (s_axi_arid),
    .s_axi_araddr    (s_axi_araddr),
    // Every remaining s_axi_ar*/s_axi_r* port mirrors the fub_axi_*
list,
    // same names and widths, opposite directions. All must be
connected.

    // FUB interface (to backend)
    .fub_axi_arid    (mem_arid),
    .fub_axi_araddr   (mem_araddr),
    // ... (connect to memory controller)

    // Clock gating status
    .cg_gating        (slave_rd_gating),
    .cg_idle           (slave_rd_idle)
);

// Optional: Monitor power savings
always @(posedge axi_clk) begin
    if (slave_rd_gating)
        $display("AXI5 Slave RD clock gated - saving power");
end

```

12.7 Design Notes

12.7.1 Power Savings Estimation

Worked example, assuming the module is active 60% of the time: - **Without gating**: 100% of this module's dynamic power - **With gating (idle_count=2)**: roughly 50%, allowing for wake/sleep transitions - **With gating (idle_count=0)**: roughly 60%; more aggressive gating, but more transition overhead

All power figures on this page are first-order estimates derived from duty cycle, not measured results. No power analysis (gate-level or otherwise) has been run against these modules. Actual savings depend on the gated logic's share of total design power, the technology library's clock-gate cell, and leakage, which clock gating does not reduce at all. Treat these numbers as a sizing aid and characterize your own instance before quoting a savings figure.

12.7.2 Clock Gating Overhead

- **Area**: ~2-5% increase (clock gate cells, idle counter)

- **Timing:** Clock gating adds minimal delay (typically <50ps)
- **Power:** Overhead from gate control logic usually <1% of savings

12.7.3 When to Use Clock Gating

Good candidates: - Low-duty-cycle interfaces (sporadic transactions) - Systems with strict power budgets - Battery-operated devices

Avoid when: - Interface is continuously active - Gate/ungate transitions exceed power savings - Deterministic latency required (use high idle count instead)

12.7.4 Integration with Power Management

```
// System power controller
assign axi_power_save_mode = slave_rd_gating &&
                             slave_wr_gating &&
                             master_rd_gating;

// Optional: Track gating efficiency
always @(posedge axi_clk or negedge aresetn) begin
    if (!aresetn) begin
        gating_cycles <= 0;
        total_cycles <= 0;
    end else begin
        total_cycles <= total_cycles + 1;
        if (slave_rd_gating)
            gating_cycles <= gating_cycles + 1;
    end
end

assign gating_efficiency = (gating_cycles * 100) / total_cycles;
```

12.8 Related Modules

- [AXI5 Slave Read](#) - Non-clock-gated version
 - [AXI5 Slave Write CG](#) - Clock-gated write variant
 - [AXI5 Slave Read Monitor CG](#) - With monitoring
 - [AMBA Clock Gate Control](#) - Clock gating controller
-

12.9 Navigation

- [← Back to AXI5 Index](#)

- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

13 AXI5 Slave Read Monitor

Module: `axi5_slave_rd_mon.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready


13.1 Overview

The AXI5 Slave Read Monitor module combines the `axi5_slave_rd` interface with integrated transaction monitoring. You get real-time visibility into slave read operations, with configurable packet filtering and error detection built in rather than bolted on.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

13.1.1 Key Features

- Full AMBA AXI5 slave read protocol compliance
- **Integrated filtered monitoring** - no external monitor needed
- All AXI5 extensions supported (NSAID, TRACE, MPAM, MECID, UNIQUE, CHUNKING, MTE, POISON)
- Transaction tracking with configurable table size
- Error detection (SLVERR, timeout, orphan transactions)
- Performance metrics (latency, throughput)
- Configurable packet filtering to reduce bandwidth
- 128-bit monitor bus packet output paired with 64-bit side-band timestamp
- Active transaction count tracking



Module Architecture

13.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging

Parameter	Type	Default	Description
			Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitoring unit identifier
AGENT_ID	int	12	Agent identifier
MAX_TRANSACTION_S	int	16	Transaction table size
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue
NUM_BANKS	int	1	Banked transaction tables. >1 on a WRITE monitor requires USE_WDATA_ORDER_Q=1 – axi_monitor_trans_mgr fails elaboration otherwise
ID_FILTER_ENABLE	bit	0	Synthesises the per-instance ID-slice filter
ID_MATCH_BASE	int	0	First ID this instance owns
ID_MATCH_COUNT	int	0	How many; 0 means ALL, so a zeroed register block does not silently filter everything away
ACLK_MHZ	int	100	Clock frequency in MHz – keeps the 1 us tick exact off-100MHz
CFI_MIN_FREQ_MHZ / CFI_MAX_FREQ_MHZ	int	= ACLK_MHZ	Freq-invariant counter LUT bounds (cfg_freq_sel indexes within them)
ACTIVE_TRANS_THRESHOLD	int	MAX_TRANSACTION_S/2	Active-transaction count that trips a threshold packet when

Parameter	Type	Default	Description
			cfg_threshold_enable=1. Replaces the former hardwired 8/4; threshold packets now scale with the table sizing
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage for timing
USE_MONITOR	bit	1	Synthesis-time monitor enable. 0 = omit monitor and tie outputs to safe non-blocking defaults; 1 = full monitor functionality.
N_ADDR_RANGES	int	0	Number of address- range comparators. 0 = checker omitted (zero area). >0 = N independent [low, high] ranges; feeds the shared allowlist checker: a debug-range hit -> AddrMatch, an error- allowlist miss -> Error/ADDR_RANGE (see axi_monitor_addr_check. md).
ENABLE_ERROR_LOGIC	bit	1	Compile-in the error- detection cone (0 drops it for area).
ENABLE_TIMEOUT	bit	1	Compile-in the timeout

Parameter	Type	Default	Description
LOGIC			cone and the axi_monitor_timeout instance.
ENABLE_COMPL_LO GIC	bit	1	Compile-in the completion cone.
ENABLE_THRESHOL D_LOGIC	bit	1	Compile-in the threshold cone.
ENABLE_PERF_LOGI C	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LO GIC	bit	0	Compile-in the debug cone (off by default).

Synthesis-cone note: the six ENABLE_*_LOGIC parameters gate each detection cone at synthesis via generate-if, so unused logic drops to zero area (classic cones default on, debug off). Inside the wrapper's axi_monitor_filtered instance the perf/debug master switches are fixed (ENABLE_PERF_PACKETS = 1, ENABLE_DEBUG_MODULE = 0). The former CAM_PIPELINE / TRANS_CAM_PIPELINE parameters were removed — the transaction CAM is now always pipelined.

13.3 Ports

13.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

13.3.2 Slave AXI5 Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

13.3.3 FUB Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

13.3.4 Monitor Configuration

Port	Width	Direction	Description
cfg_monito r_enable	1	Input	Master runtime gate. 0 = monitor inert: no allocation, transaction CAM held clear, and the upstream ready is never stalled (a disabled monitor cannot block the datapath). 1 = normal operation
cam_clear	1	Input	Synchronous clear of the monitor transaction CAM (driven from the harness clear control bit, e.g. CTRL[4])
cfg_error_e nable	1	Input	Enable error packets
cfg_timeou t_enable	1	Input	Enable timeout packets
cfg_perf_e nable	1	Input	Enable performance packets (see Performance Monitoring)
cfg_compl_ enable	1	Input	Enable transaction-completion packets
cfg_thresh old_enable	1	Input	Enable threshold-crossed packets
cfg_debug_ enable	1	Input	Enable debug/trace packets (gates the debug

Port	Width	Direction	Description
			cone — the 6th reporter sub-block)
cfg_timeout_cycles	16	Input	Unified coarse timeout control, a MICROSECOND count passed through at FULL 16-bit width: 1.65535 us per phase; 0 = 16'hFFFF (~65 ms, effectively never). One value drives all three phase counts (addr/data/resp). The old 4-bit squash that saturated >= 16 at 15 us is retired
cfg_latency_threshold	32	Input	High latency threshold (cycles)
cfg_freq_sel	4	Input	counter_freq_invariant LUT index scaling the 1 us timer tick
cfg_axi_pkt_mask	16	Input	Packet type filter mask
cfg_axi_err_select	16	Input	Error selection mask
cfg_axi_err_or_mask	16	Input	Error event filter
cfg_axi_timeout_mask	16	Input	Timeout event filter
cfg_axi_completion_mask	16	Input	Completion event filter
cfg_axi_threshold_mask	16	Input	Threshold event filter
cfg_axi_performance_mask	16	Input	Performance event filter
cfg_axi_address_mask	16	Input	Address event filter

Port	Width	Direction	Description
dr_mask			
cfg_axi_de	16	Input	Debug event filter
bug_mask			

Detection-cone enables: `cfg_compl_enable`, `cfg_threshold_enable`, and `cfg_debug_enable` turn on the completion, threshold, and debug reporter sub-blocks respectively. `cfg_debug_enable` gates the **debug cone** — the 6th reporter sub-block (`axi_monitor_reporter_debug`). In this wrapper the debug module's `cfg_debug_level` (4) and `cfg_debug_mask` (16) inputs are tied to `4'h0` / `16'h0`; `cfg_active_trans_threshold` is driven from the `ACTIVE_TRANS_THRESHOLD` parameter (default `MAX_TRANSACTIONS/2`). None are wrapper ports.

13.3.5 Monitor Bus Output

Port	Width	Direction	Description
monbus_v	1	Output	Monitor packet valid
alid			
monbus_re	1	Input	Monitor packet ready
ady			
monbus_p	128	Output	<code>monitor_packet_t</code> (see format below)
acket			
monbus_ti	64	Output	<code>monbus_timestamp_t</code> paired atomically with <code>monbus_packet</code>
mestamp			
debug_bloc	1	Output	Observability tap for the <code>block_ready</code> gating net (drives nothing internally; leave unconnected if unused)
k_ready			
i_mon_tim	64	Input	Free-running counter from <code>monbus_group_core</code> , sampled at packet emission
e			

13.3.6 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator
active_transactions	8	Output	Current outstanding transactions
error_count	16	Output	Lifetime count of error+timeout packets actually emitted (reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
transaction_count	32	Output	Lifetime count of completion packets actually emitted (zero-extended 16-bit reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
cfg_conflict_error	1	Output	Configuration conflict detected

13.3.7 Packet filters

Two independent runtime filters cut monbus traffic without touching the datapath. Both are inert until driven, which is the failure to watch for: the build-time parameter only decides whether the logic is SYNTHESISED, and a design that sets the parameter but leaves the `cfg_*` ports tied low filters nothing and looks like the feature is broken.

Address-range filter — ADDR_FILTER_ENABLE (bit, default 0) builds it.

Port	Width	Description
cfg_addr_filter_enable	1	High: suppress packets for transactions outside the window. Low: inert, whatever the parameter says

Port	Width	Description
cfg_addr_filter_low	ADDR_WIDTH	Window base, inclusive
cfg_addr_filter_high	ADDR_WIDTH	Window limit, inclusive

The verdict is latched per table entry at ALLOCATION, from the command address, and held for that entry's life. Widening the window mid-flight does not un-filter entries already admitted — which is exactly what makes it safe to reprogram live, since an entry's fate is decided when it is admitted and the retire accounting cannot be corrupted afterwards. Contrast the address-range CHECKER (N_ADDR_RANGES), which re-evaluates per command.

Runtime ID filter — overrides the ID_MATCH_BASE/ID_MATCH_COUNT elaboration constants so an instance can be retargeted at a different master without a rebuild.

Port	Width	Description
cfg_id_filter_enable	1	High: use the window below. Low: use the parameters, bit-identical to a build without this feature
cfg_id_match_base	ID_WIDTH	First ID owned
cfg_id_match_count	ID_WIDTH+1	How many; 0 means ALL, matching the parameter rule so a zeroed register block does not silently filter everything away

The window is half-open: [base, base + count).

13.4 Functional Description

13.4.1 Monitor Packet Format

The 128-bit monbus_packet (paired with the 64-bit monbus_timestamp side-band signal) follows the standardized AMBA monitor bus format:

Bits [127:124] - Packet Type:

- 0x0 = ERROR Error events (SLVERR, DECERR, protocol violations)
- 0x1 = COMPL Completion events (transaction finished)
- 0x2 = THRESH Threshold events
- 0x3 = TIMEOUT Timeout events
- 0x4 = PERF Performance metrics
- 0x8 = ADDR_MATCH Address match events

0x9 = APB APB-specific events
 0xF = DEBUG Debug events
 Bits [123:109] - Reserved (15 bits, forward-compat slack)
 Bits [108:105] - Protocol (4 bits): 0x0=AXI, 0x1=AXIS, 0x2=APB,
 0x3=ARB, 0x4=CORE
 Bits [104:97] - Event Code (8 bits, protocol-specific)
 Bits [96:88] - Channel ID (9 bits – AXI ID or channel index)
 Bits [87:72] - Agent ID (16 bits, from AGENT_ID parameter)
 Bits [71:64] - Unit ID (8 bits, from UNIT_ID parameter)
 Bits [63:0] - Event Data (64 bits – full address, latency, etc.)

13.4.2 Event Types

13.4.2.1 Error Packets (Type=0)

Event Code	Description	Event Data
0x1	SLVERR response	Zero-extended 32-bit ADDRESS (the reporter cones carry address only)
0x2	DECERR response	Zero-extended 32-bit ADDRESS
0x3	Orphan data/response	Zero-extended 32-bit ADDRESS
0x4	Protocol violation	Zero-extended 32-bit ADDRESS

(Event codes 0x5 “poison” and 0x6 “tag mismatch” were documented here but are NOT implemented – no poison/tag signal reaches the monitor.)

13.4.2.2 Completion Packets (Type=1)

Event Code	Description	Event Data
0x0	Read completion	Zero-extended 32-bit ADDRESS

13.4.2.3 Timeout Packets (Type=3)

Event Code	Description	Event Data
0x1	AR channel timeout	Zero-extended 32-bit ADDRESS
0x2	R channel timeout	Zero-extended 32-bit ADDRESS

13.4.2.4 Performance Packets (Type=4)

Event Code	Description	Event Data
(only two exist)	AXI_PERF_COMPLETED_COUNT	64'(completed-packet lifetime count)
	AXI_PERF_ERROR_COUNT	64'(error-packet lifetime count)

(High-latency / bandwidth / outstanding packets were never implemented – window outputs carry that data, not packets.)

13.4.3 Monitor Backpressure (block_ready)

block_ready is exported as the debug_block_ready output port – the wrapper deliberately makes the gating contract observable (the _mon_cg wrapper ties it off rather than forwarding it). It goes low when the monitor's transaction-table occupancy reaches its blocking threshold (a function of MAX_TRANSACTION; the reporter FIFO depth INTR_FIFO_DEPTH has no path to it). The wrapper ANDs it into the upstream-facing s_axi_arready so a saturated monitor throttles new transactions at the handshake instead of dropping events.

- **Where the stall lands:** the upstream s_axi_arready is forced low until the monitor drains.
- **When USE_MONITOR=0:** block_ready is internally tied high, so the wrapper imposes no stall and runs at full bandwidth.
- **When cfg_monitor_enable=0:** the wrapper gate forces the upstream ready open, so a runtime-disabled monitor can never stall the datapath (the AXI4 monitors assert this as an in-RTL formal property, ap_disabled_never_stalls; this module has no ifdef FORMAL block of its own, so here the guarantee rests on the gate expression above, not a proof).
- **For axi5 slave variants:** the monitor watches the FUB-side handshake, so there is a SKID_DEPTH_AR cycle lag between block_ready going low and new events ceasing. MAX_TRANSACTION should be sized to cover this margin.

Recovery is guaranteed by the **saturation-recovery contract**: command-originated table entries are capped at MAX_TRANSACTION - cmd_entry_reserve(MAX_TRANSACTION) (reserve = 4 for tables of 16 or more, 0 below; the function lives in monitor_common_pkg), and block_ready re-asserts at occupancy < MAX_TRANSACTION - (reserve - 1) – a threshold strictly ABOVE the command cap – so a saturated table always drains back below the reopen point. Blocking throttles; it never deadlocks. Tables smaller than 16 keep full legacy allocation (small tables cannot spare slots) and trade the recovery guarantee for tracking capacity. The contract is verified by in-RTL formal properties (mutation-checked) and a 100-seed deliberately-undersized-table stream sweep; see [axi_monitor_base](#) for the canonical description.

Sizing note: a monitor on a bus shared by several channels/requesters must size MAX_TRANSACTIONS to cover NUM_CHANNELS x per-channel outstanding plus margin – the per-channel limit alone makes the monitor throttle the shared master. Tables deeper than 64 also need Verilator's -unroll-count raised (default 64) in sim builds.

13.4.4 Address-Range Checker

With N_ADDR_RANGES > 0 the wrapper instantiates the shared allowlist checker (axi_monitor_addr_check). Each range carries a DEBUG/ERROR flavor:

- **DEBUG range** — a hit emits a PktTypeAddrMatch (4'h8) packet with event code AXI_ADDR_RANGE_MATCH (8'h01), gated by cfg_debug_enable.
- **ERROR range** — the enabled ERROR ranges form an allowlist; an address in NONE of them emits a PktTypeError (4'h0) packet with event code AXI_ERR_ADDR_RANGE (8'h0D), gated by cfg_error_enable.

This wrapper does not expose ADDR_RANGE_IS_ERROR; all ranges default to the DEBUG (match) flavor.

Config inputs (active only when N_ADDR_RANGES > 0): - cfg_addr_check_enable — master on/off for the checker. - cfg_addr_range_enable[N-1:0] — per-range enable bit. - cfg_addr_range_low/high[N-1:0][AXI_ADDR_WIDTH-1:0] — inclusive bounds.

Event encoding: event_data[63:60] = range_index (matching DEBUG range, or 4'hF sentinel on an ERROR miss); event_data[59:0] = full address. **Filtering:** AddrMatch is dropped by cfg_axi_addr_mask[1], the ADDR_RANGE error by cfg_axi_error_mask[13]. See the checker page for coalescing + formal properties.

13.4.5 Performance Monitoring

When performance tracking is compiled in (ENABLE_PERF_LOGIC = 1, the wrapper default, with ENABLE_PERF_PACKETS fixed to 1 inside the monitor instance) and cfg_perf_enable is asserted at runtime, the monitor runs a **measurement-window state machine** plus a bank of data-channel utilization counters. All counters accumulate **only while a window is open** (window_active = 1) and hold their values between windows so the host can read a completed window's totals.

13.4.5.1 The measurement window

A window is opened by a **start event** and closed by an **end event**. The event sources are selected by cfg_start_event_sel / cfg_end_event_sel (3-bit; e.g. 3'b010 selects the cfg_perf_enable edge) and can also be fired directly by the cfg_start_trigger / cfg_end_trigger pulses (from an engine or CSR write). cfg_window_force_close is a software override that closes the window immediately. While the window is open:

- window_active is high.
- window_cycles free-runs, counting every clock elapsed inside the window.

13.4.5.2 Utilization buckets (R data channel)

Every cycle inside the window is classified by the **R** data channel's valid/ready handshake into exactly one of four buckets:

Output	Width	Condition	Meaning
perf_prod_cycles	32	rvalid && rready	productive beat transferred
perf_bp_cycles	32	rvalid && !rready	back-pressure (data offered, sink not ready)
perf_starv_cycles	32	!rvalid && rready	starvation (sink ready, no data)
perf_idle_cycles	32	!rvalid && !rready	idle

The four buckets sum to `window_cycles - 1` (the start cycle seeds `window_cycles` to 1 while the buckets reset to 0); `utilization = perf_prod_cycles / window_cycles` is off by one count – negligible for long windows, use `window_cycles - 1` for exactness.

13.4.5.3 Throughput counters

Output	Width	Meaning
perf_beat_count	32	R data beats transferred (= <code>perf_prod_cycles</code> , 1 beat/cycle)
perf_byte_count	64	bytes transferred = beats x (1 << latched <code>AR_SIZE</code>), using the <code>AR_SIZE</code> captured at the most recent AR address phase
perf_burst_count	32	AR address-phase handshakes

Average burst length is `perf_beat_count / perf_burst_count`.

13.4.5.4 Performance Monitoring Ports

Port	Width	Direction	Description
cfg_perf_enable	1	Input	Enable performance-metric packet generation (also listed under Monitor)

Port	Width	Direction	Description
			Configuration)
cfg_start_event_sel	3	Input	Window start event source select
cfg_end_event_sel	3	Input	Window end event source select
cfg_start_trigger	1	Input	Pulse: open the measurement window
cfg_end_trigger	1	Input	Pulse: close the measurement window
cfg_window_force_close	1	Input	Software override: force the window closed
window_active	1	Output	High while a measurement window is open
window_cycles	32	Output	Cycles elapsed in the current window
perf_prod_cycles	32	Output	rvalid && rready cycles
perf_bp_cycles	32	Output	rvalid && !rready cycles (back-pressure)
perf_starv_cycles	32	Output	!rvalid && rready cycles (starvation)
perf_idle_cycles	32	Output	!rvalid && !rready cycles
perf_beat_count	32	Output	R data beats transferred
perf_byte_count	64	Output	bytes transferred
perf_burst_count	32	Output	AR address-phase handshakes

When USE_MONITOR = 0 all perfmon outputs are tied to 0. With USE_MONITOR = 1 and ENABLE_PERF_LOGIC = 0, only error_count / transaction_count read 0 – the window and bucket/throughput outputs remain LIVE.

13.5 Usage Example

```
axi5_slave_rd_mon #(
    .AXI_ID_WIDTH          (8),
    .AXI_ADDR_WIDTH        (32),
    .AXI_DATA_WIDTH        (64),
    .UNIT_ID               (1),
    .AGENT_ID              (12),
    .MAX_TRANSACTIONS      (16),
    .ENABLE_FILTERING       (1),
    .ENABLE_NSAID          (1),
    .ENABLE_TRACE          (1),
    .ENABLE_MPAM           (1),
    .ENABLE_MECID          (1),
    .ENABLE_UNIQUE         (1),
    .ENABLE_CHUNKING       (1),
    .ENABLE_MTE            (1),
    .ENABLE_POISON         (1)
) u_axi5_slave_rd_mon (
    .aclk                  (axi_clk),
    .aresetn               (axi_rst_n),

    // Slave interface (from external master)
    .s_axi_arid            (s_axi_arid),
    .s_axi_araddr          (s_axi_araddr),
    // ... (connect all slave AR/R signals)

    // FUB interface (to backend)
    .fub_axi_arid          (mem_arid),
    .fub_axi_araddr        (mem_araddr),
    // ... (connect to memory controller)

    // Monitor configuration
    .cfg_monitor_enable    (1'b1),
    .cfg_error_enable      (1'b1),
    .cfg_timeout_enable    (1'b1),
    .cfg_perf_enable       (1'b0),
    .cfg_timeout_cycles    (16'd10), // 10 timer ticks/phase
    .cfg_latency_threshold (32'd500),
    .cfg_axi_pkt_mask      (16'hFFF4), // set bit = DROP; pass ERROR|
COMPL|TIMEOUT
```

```

// Monitor bus (connect to FIFO or consumer)
.monbus_valid      (mon_valid),
.monbus_ready      (mon_ready),
.monbus_packet      (mon_packet),

// Status
.busy              (slave_rd_busy),
.active_transactions(active_txns),
.error_count        (total_errors),
.transaction_count  (total_txns),
.cfg_conflict_error (cfg_conflict)
);

// Downstream packet handling
gaxi_fifo_sync #(.DATA_WIDTH(128), .DEPTH(256)) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn    (axi_rst_n),
    .wr_valid       (mon_valid),
    .wr_data        (mon_packet),
    .wr_ready       (mon_ready),
    .rd_valid       (fifo_valid),
    .rd_data        (fifo_data),
    .rd_ready       (consumer_ready)
);

```

13.5.1 Common Configurations

13.5.1.1 Functional Verification Mode

```

.cfg_monitor_enable    (1'b1), // Master gate: monitor active
.cfg_error_enable      (1'b1), // Catch errors
.cfg_compl_enable      (1'b1), // Track completions
.cfg_timeout_enable    (1'b1), // Detect stalls
.cfg_perf_enable       (1'b0), // Disable (reduces traffic)
.cfg_timeout_cycles    (16'd10), // 10 microseconds per phase (full
16-bit range)
.cfg_latency_threshold (32'd500)

```

13.5.1.2 Performance Analysis Mode

```

.cfg_monitor_enable    (1'b1), // Master gate MUST stay 1 (0
disables ALL monitoring, perf included)
.cfg_error_enable      (1'b1), // Still catch errors
.cfg_compl_enable      (1'b0), // Runtime-disable completions (safe:
terminal entries auto-retire)
.cfg_timeout_enable    (1'b0), // Disable
.cfg_perf_enable       (1'b1), // Enable performance metrics
.cfg_latency_threshold (32'd100)

```

13.5.1.3 Debug Mode

```
.cfg_monitor_enable      (1'b1), // Master gate: monitor active
.cfg_error_enable        (1'b1), // All errors
.cfg_timeout_enable      (1'b1), // All timeouts
.cfg_perf_enable         (1'b0), // Disable perf (too much data)
.cfg_axi_pkt_mask        (16'h0000) // Drop nothing (a set bit DROPS
that type)
```

13.5.2 Filter Masks

cfg_axi_pkt_mask bits (a set bit DROPS that packet type): - [0]: Error packets - [1]: Completion packets - [2]: Threshold packets - [3]: Timeout packets - [4]: Performance packets - [8]: Address-match packets - [15]: Debug packets

Example: `cfg_axi_pkt_mask = 16'hFFF4` passes error, completion, and timeout packets only (all other types dropped).

13.6 Design Notes

- Monitor packets provide real-time transaction visibility without external logic
 - Filtering reduces monitor bus bandwidth - critical for high-throughput systems
 - Transaction table size (MAX_TRANSACTIONS) must accommodate peak outstanding transactions
 - Performance packets can generate high traffic - use sparingly or with filtering
 - UNIT_ID and AGENT_ID identify this monitor in multi-agent systems
 - Error count WRAPS at 16'hFFFF (plain increment, no saturation – the perfmon BUCKET counters are the ones that saturate)
-

13.7 Related Modules

- [AXI5 Slave Read](#) - Non-monitored version
 - [AXI5 Slave Read Monitor CG](#) - Clock-gated variant
 - [AXI5 Slave Write Monitor](#) - Write monitor
 - [AXI Monitor Filtered](#) - Monitor core
 - [Monitor Package Spec](#) - Packet format details
-

13.8 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

14 AXI5 Slave Read Monitor with Clock Gating

Module: `axi5_slave_rd_mon_cg.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready


14.1 Overview

The AXI5 Slave Read Monitor with Clock Gating module puts both power management and observability on the slave read path: it wraps `axi5_slave_rd_mon` with clock gating logic, so transaction monitoring and automatic clock gating come in one block.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

14.1.1 Key Features

- Full AMBA AXI5 slave read protocol compliance
- **Integrated filtered monitoring** - real-time transaction visibility
- **Integrated clock gating** for dynamic power reduction
- All AXI5 extensions supported (NSAID, TRACE, MPAM, MECID, UNIQUE, CHUNKING, MTE, POISON)
- Configurable idle count before gating
- Transaction tracking with error detection
- Performance metrics and filtering
- Transparent gating - no protocol changes
- Gating status outputs for system monitoring
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized



Module Architecture

14.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AR	int	2	AR channel SKID buffer depth
SKID_DEPTH_R	int	4	R channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width

Parameter	Type	Default	Description
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
AXI_CHUNKNUM_WIDTH	int	4	Chunk number width
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_CHUNKING	bit	1	Enable data chunking
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitoring unit identifier
AGENT_ID	int	12	Agent identifier
MAX_TRANSACTION_SIZE	int	16	Transaction table size
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage for timing
USE_MONITOR	bit	1	Synthesis-time monitor

Parameter	Type	Default	Description
N_ADDR_RANGES	int	0	enable (forwarded to inner monitor). Number of address-range comparators (forwarded to base module).
ENABLE_ERROR_LO GIC	bit	1	Synthesis-cone enable for error detection (forwarded to base module)
ENABLE_TIMEOUT_ LOGIC	bit	1	Synthesis-cone enable for timeout detection (forwarded to base module)
ENABLE_COMPL_LO GIC	bit	1	Synthesis-cone enable for completion tracking (forwarded to base module)
ENABLE_THRESHOL D_LOGIC	bit	1	Synthesis-cone enable for threshold detection (forwarded to base module)
ENABLE_PERF_LOGI C	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LO GIC	bit	0	Synthesis-cone enable for the debug/trace cone (forwarded to base

Parameter	Type	Default	Description
ACLK_MHZ	int	100	module) Clock frequency in MHz. Builds the microsecond tick LUT in counter_freq_invariant. Leave this at 100 on a 90 MHz part and every us-denominated timeout is wrong, silently – it was unreachable through this wrapper until 2026-09-01.
CFI_MIN_FREQ_MHZ	int	ACLK_MHZ	Lowest frequency the tick LUT must cover (dynamic-frequency builds).
CFI_MAX_FREQ_MHZ	int	ACLK_MHZ	Highest frequency the tick LUT must cover.
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue. Required (=1) whenever NUM_BANKS > 1.
NUM_BANKS	int	1	Transaction-table banking. >1 needs USE_WDATA_ORDER_Q=1; the inner module's elaboration guard fires otherwise.
ADDR_FILTER_ENABLE	bit	0	Synthesises the address-range report filter. The parameter only decides whether the logic EXISTS – a build that sets it and leaves cfg_addr_filter_enable low filters nothing and

Parameter	Type	Default	Description
ID_FILTER_ENABLE	bit	0	looks broken. Synthesises the ID report filter (see <code>cfg_id_*</code> for the runtime override).
ID_MATCH_BASE	int	0	First ID this instance owns.
ID_MATCH_COUNT	int	0	How many IDs; 0 means ALL, so a zeroed register block does not silently filter everything away.
CG_IDLE_COUNT_WIDTH	int	4	Clock gating idle counter width

14.3 Ports

14.3.1 Filter configuration (forwarded)

These reach the inner monitor through this wrapper; before 2026-09-01 they did not.

Port	Direction	Width	Description
<code>cfg_addr_filter_enable</code>	Input	1	High: suppress packets for transactions outside the window. Low: inert, whatever <code>ADDR_FILTER_ENABLE</code> says
<code>cfg_addr_filter_low</code>	Input	<code>ADDR_WIDTH</code>	Window base, inclusive
<code>cfg_addr_filter_high</code>	Input	<code>ADDR_WIDTH</code>	Window limit, inclusive
<code>cfg_id_filter_enable</code>	Input	1	High: use the runtime window below instead of the <code>ID_MATCH_*</code> parameters

Port	Direction	Width	Description
cfg_id_match_base	Input	ID_WIDTH	First ID to accept
cfg_id_match_count	Input	ID_WIDTH+1	How many; 0 means ALL

14.3.2 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

14.3.3 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

14.3.4 Slave AXI5 Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

14.3.5 FUB Interface

Same as axi5_slave_rd - see [AXI5 Slave Read](#) for complete port list.

14.3.6 Monitor Configuration

Same as axi5_slave_rd_mon - see [AXI5 Slave Read Monitor](#) for complete list.

14.3.7 Monitor Bus Output

Port	Width	Direction	Description
monbus_valid	1	Output	Monitor packet valid
monbus_ready	1	Input	Monitor packet ready
monbus_payload	128	Output	monitor_packet_t (see

Port	Width	Direction	Description
packet			format below)
monbus_timestamp	64	Output	monbus_timestamp_t paired atomically with monbus_packet
i_mon_time	64	Input	Free-running counter from monbus_group_core, sampled at packet emission

14.3.8 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator
active_transactions	8	Output	Current outstanding transactions
error_count	16	Output	Total errors detected
transaction_count	32	Output	Total transactions completed
cfg_conflict_error	1	Output	Configuration conflict detected
cg_gating	1	Output	Clock is currently gated
cg_idle	1	Output	Module is idle

14.4 Functional Description

14.4.1 Clock Gating Behavior

Activity Detection: - **user_valid:** Asserted when slave interface has activity (arvalid, rvalid, internal busy, a monitor packet pending on the monitor bus, or monitor CAM entries still live – peer VALID) - **axi_valid:** Asserted when FUB interface has activity (arvalid, rvalid)

Key Points: - Clock gating disabled when `cfg_cg_enable = 0` - Ready signals forced to 0 when gated (prevents new transactions) - Gating only occurs after configured idle period - Any activity immediately ungates the clock - Monitor state IS a wake term: both a packet pending on the monitor bus (`w_monbus_valid`) and live monitor CAM entries (`|active_transactions`, which covers the reporter's few-cycle emission window) hold the block awake, and the external `monbus_valid` is masked with `!cg_gating` – so monitor-bus delivery is exactly-once across gating at any idle count (`val/amba/test_mon_cg_gating.py` phase 6)

14.4.2 Performance Monitoring

The clock-gated wrapper exposes the full perfmon interface of the base module and **forwards every port unchanged** to the inner `axi5_slave_rd_mon`. The measurement-window state machine, the four R-channel utilization buckets (productive / back-pressure / starvation / idle), and the beat/byte/burst throughput counters behave exactly as documented in the base module — see [Performance Monitoring in axi5_slave_rd_mon](#) for the full narrative and per-bit semantics.

Forwarded perfmon ports (identical width and direction to the base module):

- **Inputs:** `cfg_perf_enable`, `cfg_start_event_sel` (3), `cfg_end_event_sel` (3), `cfg_start_trigger`, `cfg_end_trigger`, `cfg_window_force_close`
- **Outputs:** `window_active`, `window_cycles` (32), `perf_prod_cycles` (32), `perf_bp_cycles` (32), `perf_starv_cycles` (32), `perf_idle_cycles` (32), `perf_beat_count` (32), `perf_byte_count` (64), `perf_burst_count` (32)

The `perf_burst_count` output tracks AR (read address) handshakes. **WARNING:** an open measurement window is NOT a wake term – the window FSM and all counters run on the gated clock, so if the bus idles past `cfg_cg_idle_count` mid-window the counters FREEZE while wall-clock time passes, and trigger pulses arriving while gated are DROPPED. For exact wall-clock windows hold `cfg_cg_enable` low around the measurement, or use the base module.

Alongside perfmon, the wrapper forwards the `cfg_compl_enable`, `cfg_threshold_enable`, and `cfg_debug_enable` control inputs, plus the six `ENABLE_*_LOGIC` synthesis-cone parameters (see [Parameters](#)), straight through to the base monitor.

14.5 Usage Example

```
axi5_slave_rd_mon_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .UNIT_ID           (1),
    .AGENT_ID          (12),
    .MAX_TRANSACTIONS  (16),
```

```

.CG_IDLE_COUNT_WIDTH(4),
.ENABLE_FILTERING    (1),
.ENABLE_NSAID        (1),
.ENABLE_TRACE        (1),
.ENABLE_MPAM         (1),
.ENABLE_MECID        (1),
.ENABLE_UNIQUE       (1),
.ENABLE_CHUNKING     (1),
.ENABLE_MTE          (1),
.ENABLE_POISON       (1)
) u_axi5_slave_rd_mon_cg (
    .aclk              (axi_clk),
    .aresetn           (axi_rst_n),

    // Clock gating config
    .cfg_cg_enable     (1'b1),           // Enable gating
    .cfg_cg_idle_count (4'd3),           // Gate after 4 idle cycles
    // (count+1; a LITERAL count, not a power of two)

    // Slave interface (from external master)
    .s_axi_arid        (s_axi_arid),
    .s_axi_araddr      (s_axi_araddr),
    // ... (connect all slave AR/R signals)

    // FUB interface (to backend)
    .fub_axi_arid      (mem_arid),
    .fub_axi_araddr    (mem_araddr),
    // ... (connect to memory controller)

    // Monitor configuration
    .cfg_monitor_enable (1'b1),
    .cfg_error_enable   (1'b1),
    .cfg_timeout_enable (1'b1),
    .cfg_perf_enable    (1'b0),
    .cfg_timeout_cycles (16'd10), // 10 microseconds per phase (full
16-bit range)
    .cfg_latency_threshold (32'd500),
    .cfg_axi_pkt_mask     (16'hFFF4), // set bit = DROP; pass ERROR|
COMPL|TIMEOUT

    // Monitor bus
    .monbus_valid        (mon_valid),
    .monbus_ready        (mon_ready),
    .monbus_packet       (mon_packet),

    // Status
    .busy                (slave_rd_busy),

```

```

        .active_transactions(active_txns),
        .error_count         (total_errors),
        .transaction_count   (total_txns),
        .cfg_conflict_error  (cfg_conflict),

        // Clock gating status
        .cg_gating           (slave_rd_gating),
        .cg_idle             (slave_rd_idle)
    );

    // Power management integration
    assign system_power_save = slave_rd_gating &&
                               slave_wr_gating;

    // Monitor packet handling
    gaxi_fifo_sync #(.DATA_WIDTH(128), .DEPTH(256)) u_mon_fifo (
        .axi_aclk           (axi_clk),
        .axi_aresetn        (axi_rst_n),
        .wr_valid            (mon_valid),
        .wr_data             (mon_packet),
        .wr_ready            (mon_ready),
        .rd_valid            (fifo_valid),
        .rd_data             (fifo_data),
        .rd_ready            (consumer_ready)
    );

```

14.6 Design Notes

14.6.1 Power Optimization

Power Savings Estimation: - Base slave logic: ~40% of total power (*first-order estimates – no power/area analysis has been run*) - Monitor logic: ~60% of total power - With gating at 50% duty cycle: ~50% dynamic power savings - Actual savings depend on traffic pattern and idle_count setting

14.6.2 Observability

Monitoring Capabilities: - Error detection (SLVERR, timeout, orphan) - Performance tracking (latency, throughput) - Transaction completion tracking - Protocol violation detection - All monitoring continues when ungated

14.6.3 When to Use This Module

Ideal for: - Power-constrained systems needing visibility - Debug/validation builds with power budgets - Systems with sporadic transaction patterns - SoC integration requiring both monitoring and power optimization

Avoid when: - Interface is continuously active (minimal gating opportunities) - Monitoring overhead unacceptable (use non-monitored version) - Deterministic latency critical (use high idle count or disable gating)

14.6.4 Configuration Recommendations

Low-Power Debug Mode:

```
.cfg_cg_enable      (1'b1),  
.cfg_cg_idle_count  (4'd1),    // Aggressive gating  
.cfg_monitor_enable (1'b1),    // Full monitoring  
.cfg_error_enable   (1'b1),  
.cfg_perf_enable    (1'b0)     // Reduce packet traffic
```

Performance Analysis Mode:

```
.cfg_cg_enable      (1'b1),  
.cfg_cg_idle_count  (4'd4),    // Conservative gating  
.cfg_monitor_enable (1'b1),    // Master gate MUST stay 1 (0 disables  
ALL monitoring); disable completions via cfg_compl_enable  
.cfg_perf_enable    (1'b1)     // Enable performance metrics
```

14.6.5 Area and Timing Impact

- **Area:** ~5-8% increase over non-monitored slave (monitoring + clock gating)
 - **Timing:** first-order estimate, not measured. The monitor is NOT automatically off the critical path – `axi_monitor_trans_mgr` is banked precisely because it was not (16 entries closed at WNS +1.018 ns where 40 entries came in at -25.183 ns), so size the transaction table for your clock
 - **Power:** Net savings depends on activity factor (typically 30-50% at 50% duty cycle)
-

14.7 Related Modules

- **AXI5 Slave Read** - Non-monitored, non-gated version
- **AXI5 Slave Read CG** - Clock-gated without monitoring
- **AXI5 Slave Read Monitor** - Monitored without clock gating
- **AXI5 Slave Write Monitor CG** - Write variant

- [AMBA Clock Gate Control](#) - Clock gating controller
-

14.8 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

15 AXI5 Slave Write

Module: `axi5_slave_wr.sv` **Location:** `rtl/amba/axi5/` **Status:** Production Ready

15.1 Overview


The AXI5 Slave Write module implements a complete AMBA AXI5 slave write interface with full AXI5 protocol support. It receives write requests from external masters and forwards them to backend memory/logic (FUB interface).

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. AWATOP is carried through unmodified but no atomic read-modify-write is performed, no MTE tag checking or BTAGMATCH generation is performed, and no outstanding-transaction tracking is done. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

15.1.1 Key Features

- Carries the full AXI5 signal set listed below, unmodified, across the SKID buffers
- **AWATOP:** Atomic transaction operation type
- **AWNSAID:** Non-secure access identifier reception
- **AWTRACE:** Trace signal support
- **AWMPAM:** Memory Partitioning and Monitoring reception
- **AWMECID:** Memory Encryption Context ID reception
- **AWUNIQUE:** Unique ID indicator reception
- **AWTAGOP/AWTAG:** Memory tag operation reception (MTE)
- **WPOISON:** Write data poison indicator
- **WTAG/WTAGUPDATE:** Write data memory tags (MTE)
- **BTRACE/BTAG/BTAGMATCH:** Response extensions

- SKID buffering for AW, W, and B channels
- Busy signal for power management
- AWREGION not implemented (see *Design Notes*)



Module Architecture

15.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth (legal range 2..8 inclusive, any integer)
SKID_DEPTH_W	int	4	W channel SKID buffer depth (legal range 2..8 inclusive, any integer)
SKID_DEPTH_B	int	2	B channel SKID buffer depth (legal range 2..8 inclusive, any integer)
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning

Parameter	Type	Default	Description
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator

15.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
SW	AXI_WSTRB_WIDTH	Write strobe width, one bit per data byte
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the awtag / wtag / btag fields
AWSize	Sum of the enabled AW fields	AW SKID buffer payload width
WSize	Sum of the enabled W fields	W SKID buffer payload width
BSize	Sum of the enabled B fields	B SKID buffer payload width

15.3 Ports

15.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock
aresetn	1	Input	AXI active-low reset

15.3.2 Slave AXI5 Interface (External Master Input)

15.3.2.1 AW Channel (Input)

Port	Width	Direction	Description
s_axi_awid	IW	Input	Write address ID
s_axi_awa ddr	AW	Input	Write address
s_axi_awle n	8	Input	Burst length
s_axi_awsi ze	3	Input	Burst size
s_axi_awb urst	2	Input	Burst type
s_axi_awlo ck	1	Input	Lock type
s_axi_awca che	4	Input	Cache attributes
s_axi_awpr ot	3	Input	Protection attributes
s_axi_awq os	4	Input	Quality of Service
s_axi_awus er	UW	Input	User-defined signal
s_axi_awva lid	1	Input	Write address valid
s_axi_awre ady	1	Output	Write address ready
s_axi_awa t op	AXI_ATOP_W IDTH	Input	Atomic operation (AXI5)
s_axi_awns aid	AXI_NSAID_ WIDTH	Input	Non-secure access ID (AXI5)
s_axi_awtr ace	1	Input	Trace signal (AXI5)
s_axi_awm pam	AXI_MPAM_ WIDTH	Input	Memory partitioning (AXI5)

Port	Width	Direction	Description
s_axi_awm ecid	AXI_MECID_ WIDTH	Input	Memory encryption context (AXI5)
s_axi_awu nique	1	Input	Unique ID indicator (AXI5)
s_axi_awta gop	AXI_TAGOP_ WIDTH	Input	Tag operation (AXI5 MTE)
s_axi_awta g	TW	Input	Memory tags (AXI5 MTE)

15.3.2.2 W Channel (Input)

Port	Width	Direction	Description
s_axi_wdata	DW	Input	Write data
s_axi_wstrb	SW	Input	Write strobes
s_axi_wlast	1	Input	Last transfer in burst
s_axi_wuser	UW	Input	User-defined signal
s_axi_wvalid	1	Input	Write data valid
s_axi_wready	1	Output	Write data ready
s_axi_wpoison	1	Input	Data poison indicator (AXI5)
s_axi_wtag	TW	Input	Write data memory tags (AXI5 MTE)
s_axi_wtagupd ate	NUM_TAGS	Input	Tag update mask (AXI5 MTE)

15.3.2.3 B Channel (Output)

Port	Width	Direction	Description
s_axi_bid	IW	Output	Write response

Port	Width	Direction	Description
			ID
s_axi_bresp	2	Output	Write response
s_axi_buser	UW	Output	User-defined signal
s_axi_bvalid	1	Output	Write response valid
s_axi_bready	1	Input	Write response ready
s_axi_btrace	1	Output	Trace signal (AXI5)
s_axi_btag	TW	Output	Memory tags (AXI5 MTE)
s_axi_btagmatch	1	Output	Tag match response (AXI5 MTE)

15.3.3 FUB Interface (Backend Memory/Logic Output)

Same signals as slave interface but with fub_axi_* prefix and reversed directions for AW/W (output) and B (input).

15.3.4 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator

15.4 Functional Description

This slave module acts as an adapter between: - **External AXI5 master** (s_axi_* interface) - **Backend memory or functional unit block** (fub_axi_* interface)

Signal Flow: 1. AW channel: External master → SKID → Backend 2. W channel: External master → SKID → Backend 3. B channel: Backend → SKID → External master

SKID Buffering: Provides elasticity and breaks combinational paths for timing closure.

Busy Signal: Asserted when any SKID buffer has data or handshakes are pending.

15.5 Timing

15.5.1 Basic Write Transaction

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
- S_AXI_AWID, S_AXI_AWADDR, S_AXI_AWVALID, S_AXI_AWREADY
- S_AXI_WDATA, S_AXI_WSTRB, S_AXI_WLAST, S_AXI_WVALID, S_AXI_WREADY
- FUB_AXI_AW* and FUB_AXI_W* (request forwarded to the backend)
- FUB_AXI_BRESP, FUB_AXI_BVALID, FUB_AXI_BREADY
- S_AXI_BID, S_AXI_BRESP, S_AXI_BVALID, S_AXI_BREADY

15.5.2 Write with Poison Indicator

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK
 - S_AXI_WDATA, S_AXI_WVALID, S_AXI_WREADY
 - S_AXI_WPOISON asserted on the poisoned beat
 - FUB_AXI_WPOISON transported to the backend on the same beat
-

15.6 Usage Example

```
axi5_slave_wr #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .SKID_DEPTH_AW     (2),
    .SKID_DEPTH_W      (4),
    .SKID_DEPTH_B      (2),
    .ENABLE_ATOMIC     (1),
    .ENABLE_NSAID      (1),
    .ENABLE_TRACE      (1),
    .ENABLE_MPAM       (1),
    .ENABLE_MECID      (1),
    .ENABLE_UNIQUE     (1),
    .ENABLE_MTE        (1),
```

```

        .ENABLE_POISON          (1)
    ) u_axi5_slave_wr (
        .aclk                    (axi_clk),
        .aresetn                 (axi_rst_n),

        // Slave interface (from external master)
        .s_axi_awid               (s_axi_awid),
        .s_axi_awaddr             (s_axi_awaddr),
        .s_axi_awlen              (s_axi_awlen),
        // Every remaining s_axi_aw* port mirrors the fub_axi_aw* list.
        // All must be connected.
        .s_axi_awatop             (s_axi_awatop),
        .s_axi_awnsaid            (s_axi_awnsaid),
        .s_axi_awtrace            (s_axi_awtrace),
        // ... (connect AXI5 extensions)

        .s_axi_wdata              (s_axi_wdata),
        .s_axi_wstrb              (s_axi_wstrb),
        // Every remaining s_axi_w* port mirrors the fub_axi_w* list. All
        // must be connected.

        .s_axi_bid               (s_axi_bid),
        .s_axi_bresp              (s_axi_bresp),
        // Every remaining s_axi_b* port mirrors the fub_axi_b* list. All
        // must be connected.

        // FUB interface (to backend)
        .fub_axi_awid             (mem_awid),
        .fub_axi_awaddr           (mem_awaddr),
        // ... (connect to memory controller)

        .busy                     (slave_wr_busy)
    );

```

15.7 Design Notes

- Use when you need AXI5 slave write functionality with SKID buffering
- Backend FUB interface can connect to memory controller, SRAM, or functional units
- SKID buffers improve timing by breaking long combinational paths
- W channel SKID depth typically larger than AW/B due to burst data

- Feature enables allow area optimization by disabling unused AXI5 extensions
 - AWREGION has no port on this module. AxREGION is not deprecated by AXI5; it remains a valid optional signal and is simply omitted here. Decode or route by address instead, or use `axi4_slave_wr`
-

15.8 Related Modules

- [AXI5 Slave Read](#) - Slave read interface
 - [AXI5 Master Write](#) - Master write interface
 - [AXI5 Slave Write CG](#) - Clock-gated variant
 - [AXI5 Slave Write Monitor](#) - With integrated monitoring
-

15.9 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

16 AXI5 Slave Write with Clock Gating

Module: `axi5_slave_wr_cg.sv` **Location:** `rtl/amba/axi5/` **Status:** Production Ready


16.1 Overview

The AXI5 Slave Write with Clock Gating module wraps the standard `axi5_slave_wr` module with integrated clock gating for power optimization. When the module sits idle, the internal clock gates itself off.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. AWATOP is carried through unmodified but no atomic read-modify-write is performed, no MTE tag checking or BTAGMATCH generation is performed, and no outstanding-transaction tracking is done. Those behaviors belong to the endpoints on either side. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

16.1.1 Key Features

- Carries the full AXI5 write signal set listed below, unmodified, across the SKID buffers
- **Integrated clock gating** for dynamic power reduction
- Configurable idle count before gating
- All AXI5 extensions supported (ATOMIC, NSAIID, TRACE, MPAM, MECID, UNIQUE, MTE, POISON)
- Transparent gating - no protocol changes
- Gating status outputs for system monitoring
- SKID buffering for AW, W, and B channels
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized



Module Architecture

16.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_A W	int	2	AW channel SKID buffer depth
SKID_DEPTH_ W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WI DTH	int	32	Address bus width
AXI_DATA_WI DTH	int	32	Data bus width
AXI_USER_WID TH	int	1	User signal width
AXI_ATOP_WI DTH	int	6	Atomic operation width
AXI_NSAID_WI DTH	int	4	Non-secure access ID width
AXI_MPAM_WI DTH	int	11	MPAM width
AXI_MECID_WI DTH	int	16	Memory encryption context width
AXI_TAG_WID TH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_W IDTH	int	2	Tag operation width

Parameter	Type	Default	Description
ENABLE_ATO MIC	bit	1	Enable atomic operations
ENABLE_NSAI D	bit	1	Enable non-secure access ID
ENABLE_TRAC E	bit	1	Enable trace signals
ENABLE_MPA M	bit	1	Enable memory partitioning
ENABLE_MECI D	bit	1	Enable memory encryption
ENABLE_UNIQ UE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POIS ON	bit	1	Enable poison indicator
CG_IDLE_COU NT_WIDTH	int	4	Clock gating idle counter width

16.2.1 Derived Parameters

These are computed inside the module from the parameters above. Do not override them.

Parameter	Expression	Description
SW	AXI_WSTRB_WIDTH	Write strobe width, one bit per data byte
NUM_TAGS	$\max(\text{AXI_DATA_WIDTH} / 128, 1)$	MTE tags carried per beat (one tag per 16 bytes)
TW	$\text{AXI_TAG_WIDTH} * \text{NUM_TAGS}$	Total width of the awtag /

Parameter	Expression	Description
	NUM_TAGS	wtag / btag fields
AWSize	Sum of the enabled AW fields	AW SKID buffer payload width
WSize	Sum of the enabled W fields	W SKID buffer payload width
BSize	Sum of the enabled B fields	B SKID buffer payload width

16.3 Ports

16.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset

16.3.2 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

16.3.3 Slave AXI5 Interface

Same as axi5_slave_wr - see [AXI5 Slave Write](#) for complete port list.

16.3.4 FUB Interface

Same as axi5_slave_wr - see [AXI5 Slave Write](#) for complete port list.

16.3.5 Clock Gating Status

Port	Width	Direction	Description
cg_gating	1	Output	Clock is

Port	Width	Direction	Description
cg_idle	1	Output	currently gated Module is idle

16.4 Functional Description

16.4.1 Clock Gating Behavior

Activity Detection: - **user_valid:** Asserted when slave interface has activity (awvalid, wvalid, bvalid, or internal busy – peer VALID, post-fix) - **axi_valid:** Asserted when FUB interface has activity (awvalid, wvalid, bvalid)

Gating State Machine:

```
stateDiagram-v2
    [*] --> ACTIVE

    ACTIVE --> COUNTING : !user_valid && !axi_valid
    COUNTING --> ACTIVE : user_valid || axi_valid
    COUNTING --> GATED : count == cfg_cg_idle_count
    GATED --> ACTIVE : user_valid || axi_valid

    state ACTIVE {
        note right of ACTIVE : Clock enabled<br/>cg_gating = 0
    }
    state COUNTING {
        note right of COUNTING : Idle countdown<br/>cg_gating = 0
    }
    state GATED {
        note right of GATED : Clock gated<br/>cg_gating = 1
    }
```

Key Points: - Clock gating disabled when `cfg_cg_enable = 0` - Ready signals (awready, wready) forced to 0 when gated (prevents new transactions) - bready forced to 0 when gated (prevents accepting responses) - Gating only occurs after configured idle period - Any activity immediately ungates the clock

16.4.2 Ready Deassertion and Wake Behavior

While `cg_gating` is asserted, the ready outputs listed above are forced low.

This is legal AXI. A READY output may be deasserted for any number of cycles, and neither side may assume READY asserts within a bounded time, so holding it low is ordinary backpressure rather than a protocol violation. It cannot deadlock either: the same VALID being held off also feeds the activity detector, so gating releases and READY returns to the core's value.

Two consequences are worth designing around:

- **Wake latency adds to first-transfer latency.** Activity is registered once (AXI4, AXI5, AXI4-Lite, AXI4-Stream) or twice (APB, APB5, AXI5-Stream – with one exception: `apb4_slave_cdc_cg` drives `amba_clock_gate_ctrl` combinatorially and so registers once, not twice) before reaching the ICG enable, which is combinatorial. The AXI5 `_cg` wrappers drive the activity terms combinatorially, so there is 1 register stage and the first usable gated-clock edge arrives 2 cycles after activity asserts. Size `cfg_cg_idle_count` so that cost is amortized over the traffic burst that follows.
- **READY is a combinational function of cg_gating.** The path from the idle counter to the `s_axi_awready` and `s_axi_wready` outputs may need attention during timing closure, particularly at high frequency.

16.4.3 Integration Caveat: `s_axi_bready` in the Activity Term

The activity detector uses the corresponding VALID (`s_axi_bvalid`), never the peer's READY. (Historically this term was `s_axi_bready`, which meant a peer parking its ready high – a common and entirely correct style – pinned the block permanently awake and defeated gating; that defect was fixed family-wide, matching the rule the `mon_cg` wrappers always carried.)

An always-ready consumer no longer prevents gating.

16.4.4 Clock Gating Configuration

16.4.4.1 Idle Count Selection

<code>cfg_cg_idle_count</code>	Idle Cycles	Use Case
0	1	Aggressive power saving, frequent gating
1-3	2-4	Balanced, reduces gate churn
4-7	5-8	Conservative, for bursty traffic
8-15	9-16	Minimal gating (the 4-bit field maxes at 16 cycles – the count

cfg_cg_idle_count	Idle Cycles	Use Case
		is LITERAL, gating at count+1, not a power of two)

Recommendations: - **Burst writes:** Higher count (4-8) to avoid gating mid-burst - **Sporadic writes:** Lower count (0-2) for maximum power savings - **Real-time systems:** Disable gating or use high count to ensure deterministic latency

16.5 Timing

16.5.1 Clock Gating During Write Burst

Timing diagram pending. The signals and sequence this scenario exercises:

- ACLK (ungated)
 - GATED_ACLK
 - AWVALID, WVALID, BVALID across a burst write
 - user_valid, axi_valid activity terms
 - cg_idle, cg_gating
 - Gating engaging after the burst and its B response complete
-

16.6 Usage Example

```
axi5_slave_wr_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .SKID_DEPTH_AW     (2),
    .SKID_DEPTH_W       (4),
    .SKID_DEPTH_B       (2),
    .CG_IDLE_COUNT_WIDTH(4),
    .ENABLE_ATOMIC      (1),
    .ENABLE_NSaid       (1),
    .ENABLE_TRACE       (1),
    .ENABLE_MPAM        (1),
    .ENABLE_MECID       (1),
    .ENABLE_UNIQUE      (1),
    .ENABLE_MTE         (1),
```

```

        .ENABLE_POISON          (1)
    ) u_axi5_slave_wr_cg (
        .aclk                    (axi_clk),
        .aresetn                 (axi_rst_n),

        // Clock gating config
        .cfg_cg_enable           (1'b1),           // Enable gating
        .cfg_cg_idle_count       (4'd3),           // Gate after 4 idle cycles
        // (count+1; a LITERAL count, not a power of two)

        // Slave interface (from external master)
        .s_axi_awid               (s_axi_awid),
        .s_axi_awaddr             (s_axi_awaddr),
        // Every remaining s_axi_aw*/s_axi_w*/s_axi_b* port mirrors the
        fub_axi_* list,
        // Same names and widths, opposite directions. All must be
        connected.

        // FUB interface (to backend)
        .fub_axi_awid             (mem_awid),
        .fub_axi_awaddr           (mem_awaddr),
        // ... (connect to memory controller)

        // Clock gating status
        .cg_gating                (slave_wr_gating),
        .cg_idle                  (slave_wr_idle)
    );

    // Optional: Monitor power savings
    always @(posedge axi_clk) begin
        if (slave_wr_gating)
            $display("AXI5 Slave WR clock gated - saving power");
    end

    // Power management integration
    assign system_low_power = slave_wr_gating &&
        slave_rd_gating;

```

16.7 Design Notes

16.7.1 Power Savings Estimation

Worked example, assuming the module is active 60% of the time: - **Without gating**: 100% of this module's dynamic power - **With gating (idle_count=2)**: roughly 50%, allowing for wake/sleep

transitions - **With gating (idle_count=0)**: roughly 60%; more aggressive gating, but more transition overhead

All power figures on this page are first-order estimates derived from duty cycle, not measured results. No power analysis (gate-level or otherwise) has been run against these modules. Actual savings depend on the gated logic's share of total design power, the technology library's clock-gate cell, and leakage, which clock gating does not reduce at all. Treat these numbers as a sizing aid and characterize your own instance before quoting a savings figure.

16.7.2 Write-Specific Considerations

Burst Handling: - W channel SKID depth (4) larger than AW/B (2) to accommodate burst data - Gating should not occur mid-burst (use adequate idle_count) - Burst latency unaffected if gating disabled during active bursts

Atomic Operations: - Atomic writes may have longer latencies - Consider higher idle_count when ENABLE_ATOMIC=1 - Gating safe between atomic transactions

16.7.3 Clock Gating Overhead

- **Area:** ~2-5% increase (clock gate cells, idle counter)
- **Timing:** Clock gating adds minimal delay (typically <50ps)
- **Power:** Overhead from gate control logic usually <1% of savings

16.7.4 When to Use Clock Gating

Good candidates: - Low-duty-cycle interfaces (sporadic transactions) - Systems with strict power budgets - Battery-operated devices - Write-infrequent applications (logging, configuration)

Avoid when: - Interface is continuously active (streaming writes) - Gate/ungate transitions exceed power savings - Deterministic latency required (use high idle count instead) - Write bursts dominate (minimal idle periods)

16.8 Related Modules

- [AXI5 Slave Write](#) - Non-clock-gated version
 - [AXI5 Slave Read CG](#) - Clock-gated read variant
 - [AXI5 Slave Write Monitor CG](#) - With monitoring
 - [AMBA Clock Gate Control](#) - Clock gating controller
-

16.9 Navigation

- [← Back to AXI5 Index](#)

- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

17 AXI5 Slave Write Monitor

Module: `axi5_slave_wr_mon.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready


17.1 Overview

Most designs don't want a separate monitor bolted onto the bus — you want the slave to tell you what it's seeing. That's what this module does. It takes the `axi5_slave_wr` interface and builds the transaction monitor directly into the wrapper, giving you real-time visibility into slave write operations with configurable packet filtering and error detection. No external monitor block, no extra wiring beyond the monitor bus itself.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

17.1.1 Key Features

- Full AMBA AXI5 slave write protocol compliance
- **Integrated filtered monitoring** — no external monitor needed
- All AXI5 extensions supported (ATOMIC, NSAID, TRACE, MPAM, MECID, UNIQUE, MTE, POISON)
- Transaction tracking with configurable table size
- Error detection (SLVERR, timeout, orphan transactions — poison is NOT observable by the monitor)
- Performance metrics (latency, throughput)
- Configurable packet filtering to reduce bandwidth
- 128-bit monitor bus packet output paired with 64-bit side-band timestamp
- Active transaction count tracking



Block Diagram

17.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth
SKID_DEPTH_W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID

Parameter	Type	Default	Description
			indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitoring unit identifier
AGENT_ID	int	13	Agent identifier
MAX_TRANSACTION_S	int	16	Transaction table size
ACLK_MHZ	int	100	Clock frequency in MHz — keeps the 1 us tick exact, including off-100MHz operation
CFI_MIN_FREQ_MHZ / CFI_MAX_FREQ_MHZ	int	= ACLK_MHZ	Freq-invariant counter LUT bounds (cfg_freq_sel indexes within them)
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue
NUM_BANKS	int	1	Banked transaction tables. >1 on a WRITE monitor requires USE_WDATA_ORDER_Q=1 – axi_monitor_trans_mgr fails elaboration otherwise
ID_FILTER_ENABLE	bit	0	Synthesises the per-instance ID-slice filter
ID_MATCH_BASE	int	0	First ID this instance owns
ID_MATCH_COUNT	int	0	How many; 0 means ALL, so a zeroed register block does not silently filter everything away

Parameter	Type	Default	Description
ACTIVE_TRANS_THR ESHOLD	int	MAX_TRANSACT IONS/2	Active-transaction count that trips a threshold packet when <code>cfg_threshold_enable=1</code> . Replaces the former hardwired 8/4; threshold packets now scale with the table sizing
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage for timing
USE_MONITOR	bit	1	Synthesis-time monitor enable. 0 = omit monitor and tie outputs to safe non-blocking defaults; 1 = full monitor functionality.
N_ADDR_RANGES	int	0	Number of address-range comparators. 0 = checker omitted (zero area). >0 = N independent [low, high] ranges; feeds the shared allowlist checker: a debug-range hit -> <code>AddrMatch</code> , an error-allowlist miss -> <code>Error/ADDR_RANGE</code> (see <code>axi_monitor_addr_check.md</code>).
ENABLE_ERROR_LOGIC	bit	1	Compile-in the error-detection cone (0 drops it

Parameter	Type	Default	Description
ENABLE_TIMEOUT_LOGIC	bit	1	for area). Compile-in the timeout cone and the axi_monitor_timeout instance.
ENABLE_COMPL_LOGIC	bit	1	Compile-in the completion cone.
ENABLE_THRESHOLD_LOGIC	bit	1	Compile-in the threshold cone.
ENABLE_PERF_LOGIC	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – the window FSM and bucket/beat/byte/burst counters are unconditional (always compiled, always live)
ENABLE_DEBUG_LOGIC	bit	0	Compile-in the debug cone (off by default).

Synthesis-cone note: the six ENABLE_*_LOGIC parameters gate each detection cone at synthesis via generate-if, so unused logic drops to zero area (classic cones default on, debug off). Inside the wrapper's axi_monitor_filtered instance the perf/debug master switches are fixed (ENABLE_PERF_PACKETS = 1, ENABLE_DEBUG_MODULE = 0). The former CAM_PIPELINE / TRANS_CAM_PIPELINE parameters were removed — the transaction CAM is now always pipelined.

17.3 Ports

17.3.1 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock

Port	Width	Direction	Description
aresetn	1	Input	AXI active-low reset

17.3.2 Slave AXI5 Interface

Identical to `axi5_slave_wr` — see [AXI5 Slave Write](#) for the complete port list.

17.3.3 FUB Interface

Identical to `axi5_slave_wr` — see [AXI5 Slave Write](#) for the complete port list.

17.3.4 Monitor Configuration

Port	Width	Direction	Description
cfg_monitor_enable	1	Input	Master runtime gate. 0 = monitor inert: no allocation, transaction CAM held clear, and the upstream ready is never stalled (a disabled monitor cannot block the datapath). 1 = normal operation
cam_clear	1	Input	Synchronous clear of the monitor transaction CAM (driven from the harness clear control bit, e.g. CTRL[4])
cfg_error_enable	1	Input	Enable error packets
cfg_timeout_enable	1	Input	Enable timeout packets
cfg_performance_enable	1	Input	Enable performance packets (see Performance Monitoring)
cfg_completion_enable	1	Input	Enable transaction-completion packets
cfg_threshold	1	Input	Enable threshold-crossed

Port	Width	Direction	Description
old_enable			packets
cfg_debug_enable	1	Input	Enable debug/trace packets (gates the debug cone — the 6th reporter sub-block)
cfg_timeout_cycles	16	Input	Unified coarse timeout control, a MICROSECOND count passed through at FULL 16-bit width: 1..65535 us per phase; 0 = 16'hFFFF (~65 ms, effectively never). One value drives all three phase counts (addr/data/resp). The old 4-bit squash that saturated >= 16 at 15 us is retired
cfg_latency_threshold	32	Input	High latency threshold (cycles)
cfg_freq_sel	4	Input	counter_freq_invariant LUT index scaling the 1 us timer tick
cfg_axi_pkt_mask	16	Input	Packet type filter mask
cfg_axi_err_select	16	Input	Error selection mask
cfg_axi_err_or_mask	16	Input	Error event filter
cfg_axi_timeout_mask	16	Input	Timeout event filter
cfg_axi_completion_mask	16	Input	Completion event filter
cfg_axi_threshold_mask	16	Input	Threshold event filter

Port	Width	Direction	Description
cfg_axi_perf_mask	16	Input	Performance event filter
cfg_axi_addr_mask	16	Input	Address event filter
cfg_axi_debug_mask	16	Input	Debug event filter

Detection-cone enables: `cfg_compl_enable`, `cfg_threshold_enable`, and `cfg_debug_enable` turn on the completion, threshold, and debug reporter sub-blocks respectively. `cfg_debug_enable` gates the **debug cone** — the 6th reporter sub-block (`axi_monitor_reporter_debug`). In this wrapper the debug module's `cfg_debug_level` (4) and `cfg_debug_mask` (16) inputs are tied to `4'h0` / `16'h0`; `cfg_active_trans_threshold` is driven from the `ACTIVE_TRANS_THRESHOLD` parameter (default `MAX_TRANSACTIONS/2`). None are wrapper ports.

17.3.5 Monitor Bus Output

Port	Width	Direction	Description
monbus_valid	1	Output	Monitor packet valid
monbus_ready	1	Input	Monitor packet ready
monbus_packet	128	Output	<code>monitor_packet_t</code> (see format below)
monbus_timestamp	64	Output	<code>monbus_timestamp_t</code> paired atomically with <code>monbus_packet</code>
debug_block_ready	1	Output	Observability tap for the <code>block_ready</code> gating net (drives nothing internally; leave unconnected if unused)
i_mon_time	64	Input	Free-running counter from <code>monbus_group_core</code> , sampled at packet emission

17.3.6 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator
active_transactions	8	Output	Current outstanding transactions
error_count	16	Output	Lifetime count of error+timeout packets actually emitted (reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
transaction_count	32	Output	Lifetime count of completion packets actually emitted (zero-extended 16-bit reporter perf counter; reads 0 when ENABLE_PERF_LOGIC=0 or USE_MONITOR=0)
cfg_conflict_error	1	Output	Configuration conflict detected

17.3.7 Packet filters

Two independent runtime filters cut monbus traffic without touching the datapath. Both are inert until driven, which is the failure to watch for: the build-time parameter only decides whether the logic is SYNTHESISED, and a design that sets the parameter but leaves the `cfg_*` ports tied low filters nothing and looks like the feature is broken.

Address-range filter — ADDR_FILTER_ENABLE (bit, default 0) builds it.

Port	Width	Description
cfg_addr_filter_enable	1	High: suppress packets for transactions outside the window. Low: inert, whatever the parameter says

Port	Width	Description
cfg_addr_filter_low	ADDR_WIDTH	Window base, inclusive
cfg_addr_filter_high	ADDR_WIDTH	Window limit, inclusive

The verdict is latched per table entry at ALLOCATION, from the command address, and held for that entry's life. Widening the window mid-flight does not un-filter entries already admitted — which is exactly what makes it safe to reprogram live, since an entry's fate is decided when it is admitted and the retire accounting cannot be corrupted afterwards. Contrast the address-range CHECKER (N_ADDR_RANGES), which re-evaluates per command.

Runtime ID filter — overrides the ID_MATCH_BASE/ID_MATCH_COUNT elaboration constants so an instance can be retargeted at a different master without a rebuild.

Port	Width	Description
cfg_id_filter_enable	1	High: use the window below. Low: use the parameters, bit-identical to a build without this feature
cfg_id_match_base	ID_WIDTH	First ID owned
cfg_id_match_count	ID_WIDTH+1	How many; 0 means ALL, matching the parameter rule so a zeroed register block does not silently filter everything away

The window is half-open: [base, base + count).

17.4 Functional Description

17.4.1 Monitor Backpressure (block_ready)

block_ready is the monitor's throttle signal, and the wrapper deliberately exports it as the debug_block_ready output port so the gating contract stays observable (the _mon_cg wrapper ties it off rather than forwarding it). It goes low when the monitor's transaction-table occupancy reaches its blocking threshold — a function of MAX_TRANSACTIONS; the reporter FIFO depth INTR_FIFO_DEPTH has no path to it. The wrapper ANDs it into the upstream-facing s_axi_awready, so a saturated monitor throttles new transactions at the handshake instead of dropping events.

- **Where the stall lands:** the upstream `s_axi_awready` is forced low until the monitor drains.
- **When `USE_MONITOR=0`:** `block_ready` is internally tied high, so the wrapper imposes no stall and runs at full bandwidth.
- **When `cfg_monitor_enable=0`:** the wrapper gate forces the upstream ready open, so a runtime-disabled monitor can never stall the datapath (the AXI4 monitors assert this as an in-RTL formal property, `ap_disabled_never_stalls`; this module has no `ifdef FORMAL` block of its own, so here the guarantee rests on the gate expression above, not a proof).
- **For `axi5 slave variants`:** the monitor watches the FUB-side handshake, so there is a `SKID_DEPTH_AW` cycle lag between `block_ready` going low and new events ceasing. `MAX_TRANSACTIONS` should be sized to cover this margin.

Recovery is guaranteed by the **saturation-recovery contract** — and this is the clever part. Command-originated table entries are capped at `MAX_TRANSACTIONS` - `cmd_entry_reserve(MAX_TRANSACTIONS)` (reserve = 4 for tables of 16 or more, 0 below; the function lives in `monitor_common_pkg`), and `block_ready` re-asserts at occupancy < `MAX_TRANSACTIONS - (reserve - 1)` — a threshold strictly ABOVE the command cap — so a saturated table always drains back below the reopen point. Blocking throttles; it never deadlocks. Tables smaller than 16 keep full legacy allocation (small tables cannot spare slots) and trade the recovery guarantee for tracking capacity. The contract is verified by in-RTL formal properties (mutation-checked) and a 100-seed deliberately-undersized-table stream sweep; see [axi_monitor_base](#) for the canonical description.

Sizing note: a monitor on a bus shared by several channels/requesters must size `MAX_TRANSACTIONS` to cover `NUM_CHANNELS x per-channel outstanding` plus margin — the per-channel limit alone makes the monitor throttle the shared master. Tables deeper than 64 also need Verilator's `--unroll-count` raised (default 64) in sim builds.

17.4.2 Address-Range Checker

With `N_ADDR_RANGES > 0` the wrapper instantiates the shared allowlist checker (`axi_monitor_addr_check`). Each range carries a `DEBUG/ERROR` flavor:

- **DEBUG range** — a hit emits a `PktTypeAddrMatch` (4'h8) packet with event code `AXI_ADDR_RANGE_MATCH` (8'h01), gated by `cfg_debug_enable`.
- **ERROR range** — the enabled `ERROR` ranges form an allowlist; an address in `NONE` of them emits a `PktTypeError` (4'h0) packet with event code `AXI_ERR_ADDR_RANGE` (8'h0D), gated by `cfg_error_enable`.

This wrapper does not expose `ADDR_RANGE_IS_ERROR`; all ranges default to the `DEBUG` (match) flavor.

Config inputs (active only when N_ADDR_RANGES > 0): - `cfg_addr_check_enable` — master on/off for the checker. - `cfg_addr_range_enable[N-1:0]` — per-range enable bit. - `cfg_addr_range_low/high[N-1:0][AXI_ADDR_WIDTH-1:0]` — inclusive bounds.

Event encoding: `event_data[63:60]` = `range_index` (matching DEBUG range, or 4'hF sentinel on an ERROR miss); `event_data[59:0]` = full address. **Filtering:** `AddrMatch` is dropped by `cfg_axi_addr_mask[1]`, the `ADDR_RANGE` error by `cfg_axi_error_mask[13]`. See the checker page for coalescing + formal properties.

17.4.3 Monitor Packet Format

The 128-bit `monbus_packet` (paired with the 64-bit `monbus_timestamp` side-band signal) follows the standardized AMBA monitor bus format:

Bits [127:124] - Packet Type:
 0x0 = ERROR Error events (SLVERR, DECERR, protocol violations)
 0x1 = COMPL Completion events (transaction finished)
 0x2 = THRESH Threshold events
 0x3 = TIMEOUT Timeout events
 0x4 = PERF Performance metrics
 0x8 = ADDR_MATCH Address match events
 0x9 = APB APB-specific events
 0xF = DEBUG Debug events
 Bits [123:109] - Reserved (15 bits, forward-compat slack)
 Bits [108:105] - Protocol (4 bits): 0x0=AXI, 0x1=AXIS, 0x2=APB, 0x3=ARB, 0x4=CORE
 Bits [104:97] - Event Code (8 bits, protocol-specific)
 Bits [96:88] - Channel ID (9 bits – AXI ID or channel index)
 Bits [87:72] - Agent ID (16 bits, from `AGENT_ID` parameter)
 Bits [71:64] - Unit ID (8 bits, from `UNIT_ID` parameter)
 Bits [63:0] - Event Data (64 bits – full address, latency, etc.)

17.4.4 Event Types

17.4.4.1 Error Packets (Type=0)

Event Code	Description	Event Data
0x1	SLVERR response	Zero-extended 32-bit ADDRESS
0x2	DECERR response	Zero-extended 32-bit ADDRESS
0x3	Orphan data/response	Zero-extended 32-bit ADDRESS
0x4	Protocol violation	Zero-extended 32-bit ADDRESS

(Event codes 0x5 “poison”, 0x6 “tag mismatch” and 0x7 “missing WLAST” were documented here but are NOT implemented — no poison/tag/WLAST signal reaches the monitor; these codes are never emitted.)

17.4.4.2 Completion Packets (Type=1)

Event Code	Description	Event Data
0x0	Write completion	Zero-extended 32-bit ADDRESS (the reporter cones carry address only – no ID/length/latency in event_data)

17.4.4.3 Timeout Packets (Type=3)

Event Code	Description	Event Data
0x1	AW channel timeout	Zero-extended 32-bit ADDRESS (no ID/cycle count in event_data)
0x2	W channel timeout	Zero-extended 32-bit ADDRESS
0x3	B channel timeout	Zero-extended 32-bit ADDRESS

17.4.4.4 Performance Packets (Type=4)

Event Code	Description	Event Data
(only two exist)	AXI_PERF_COMPLETED_COUNT	64’(completed-packet lifetime count)
	AXI_PERF_ERROR_COUNT	64’(error-packet lifetime count)

(High-latency / bandwidth-sample / outstanding-count packets were never implemented — the reporter’s own comment marks those states placeholders. Latency and utilization data come from the perfmon WINDOW outputs, not packets.)

17.4.5 Performance Monitoring

When performance tracking is compiled in (ENABLE_PERF_LOGIC = 1, the wrapper default, with ENABLE_PERF_PACKETS fixed to 1 inside the monitor instance) and `cfg_perf_enable` is asserted at runtime, the monitor runs a **measurement-window state machine** plus a bank of data-channel utilization counters. All counters accumulate **only while a window is open**

(`window_active = 1`) and hold their values between windows so the host can read a completed window's totals.

17.4.5.1 The Measurement Window

A window is opened by a **start event** and closed by an **end event**. The event sources are selected by `cfg_start_event_sel` / `cfg_end_event_sel` (3-bit; e.g. 3'b010 selects the `cfg_perf_enable` edge) and can also be fired directly by the `cfg_start_trigger` / `cfg_end_trigger` pulses (from an engine or CSR write). `cfg_window_force_close` is a software override that closes the window immediately. While the window is open:

- `window_active` is high.
- `window_cycles` free-runs, counting every clock elapsed inside the window.

17.4.5.2 Utilization Buckets (W Data Channel)

Every cycle inside the window is classified by the **W** data channel's valid/ready handshake into exactly one of four buckets:

Output	Width	Condition	Meaning
<code>perf_prod_cycles</code>	32	<code>wvalid && wready</code>	productive beat transferred
<code>perf_bp_cycles</code>	32	<code>wvalid && !wready</code>	back-pressure (data offered, sink not ready)
<code>perf_starv_cycles</code>	32	<code>!wvalid && wready</code>	starvation (sink ready, no data)
<code>perf_idle_cycles</code>	32	<code>!wvalid && !wready</code>	idle

The four buckets sum to `window_cycles - 1` (the start cycle seeds `window_cycles` to 1 while the buckets reset to 0); utilization = `perf_prod_cycles / window_cycles` is off by one count — negligible for long windows, use `window_cycles - 1` for exactness.

17.4.5.3 Throughput Counters

Output	Width	Meaning
<code>perf_beat_count</code>	32	W data beats transferred (= <code>perf_prod_cycles</code> , 1 beat/cycle)
<code>perf_byte_count</code>	64	bytes transferred = beats x (1 << latched <code>AWSIZE</code>), using the <code>AWSIZE</code> captured at the

Output	Width	Meaning
		most recent AW address phase
perf_burst_count	32	AW address-phase handshakes

Average burst length is $\text{perf_beat_count} / \text{perf_burst_count}$. (Transaction completion is still tracked on the B channel; the throughput counters measure the W data phase.)

17.4.5.4 Performance Monitoring Ports

Port	Width	Direction	Description
cfg_perf_enable	1	Input	Enable performance-metric packet generation (also listed under Monitor Configuration)
cfg_start_event_sel	3	Input	Window start event source select
cfg_end_event_sel	3	Input	Window end event source select
cfg_start_trigger	1	Input	Pulse: open the measurement window
cfg_end_trigger	1	Input	Pulse: close the measurement window
cfg_window_force_close	1	Input	Software override: force the window closed
window_active	1	Output	High while a measurement window is open
window_cycles	32	Output	Cycles elapsed in the current window
perf_prod_cycles	32	Output	wvalid && wready cycles
perf_bp_cycles	32	Output	wvalid && !wready cycles (back-pressure)
perf_starv_cycles	32	Output	!wvalid && wready cycles

Port	Width	Direction	Description
cycles			(starvation)
perf_idle_cycles	32	Output	!wvalid && !wready cycles
perf_beat_count	32	Output	W data beats transferred
perf_byte_count	64	Output	bytes transferred
perf_burst_count	32	Output	AW address-phase handshakes

When `USE_MONITOR = 0` all perfmon outputs are tied to 0. With `USE_MONITOR = 1` and `ENABLE_PERF_LOGIC = 0`, only `error_count` / `transaction_count` read 0 — the window and bucket/throughput outputs remain LIVE.

17.5 Usage Example

Three recipes cover most of what you'll need at runtime; the full instantiation follows.

17.5.1 Functional Verification Mode

```
.cfg_monitor_enable      (1'b1), // Master gate: monitor active
.cfg_error_enable        (1'b1), // Catch errors
.cfg_compl_enable        (1'b1), // Track completions
.cfg_timeout_enable      (1'b1), // Detect stalls
.cfg_perf_enable         (1'b0), // Disable (reduces traffic)
.cfg_timeout_cycles      (16'd10), // 10 microseconds per phase (full
16-bit range)
.cfg_latency_threshold   (32'd500)
```

17.5.2 Performance Analysis Mode

```
.cfg_monitor_enable      (1'b1), // Master gate MUST stay 1 (0
disables ALL monitoring, perf included)
.cfg_error_enable        (1'b1), // Still catch errors
.cfg_compl_enable        (1'b0), // Runtime-disable completions (safe:
terminal entries auto-retire)
.cfg_timeout_enable      (1'b0), // Disable
.cfg_perf_enable         (1'b1), // Enable performance metrics
.cfg_latency_threshold   (32'd100)
```

17.5.3 Debug Mode

```
.cfg_monitor_enable    (1'b1), // Master gate: monitor active
.cfg_error_enable      (1'b1), // All errors
.cfg_timeout_enable    (1'b1), // All timeouts
.cfg_perf_enable       (1'b0), // Disable perf (too much data)
.cfg_axi_pkt_mask      (16'h0000) // Drop nothing (a set bit DROPS
that type)
```

17.5.4 Filter Masks

cfg_axi_pkt_mask bits (a set bit DROPS that packet type): - [0]: Error packets - [1]: Completion packets - [2]: Threshold packets - [3]: Timeout packets - [4]: Performance packets - [8]: Address-match packets - [15]: Debug packets

Example: `cfg_axi_pkt_mask = 16'hFFF4` passes error, completion, and timeout packets only (all other types dropped).

17.5.5 Instantiation

```
axi5_slave_wr_mon #(
    .AXI_ID_WIDTH        (8),
    .AXI_ADDR_WIDTH      (32),
    .AXI_DATA_WIDTH      (64),
    .UNIT_ID             (1),
    .AGENT_ID            (13),
    .MAX_TRANSACTIONS    (16),
    .ENABLE_FILTERING     (1),
    .ENABLE_ATOMIC       (1),
    .ENABLE_NSAID        (1),
    .ENABLE_TRACE        (1),
    .ENABLE_MPAM         (1),
    .ENABLE_MECID        (1),
    .ENABLE_UNIQUE       (1),
    .ENABLE_MTE          (1),
    .ENABLE_POISON       (1)
) u_axi5_slave_wr_mon (
    .aclk                 (axi_clk),
    .aresetn              (axi_rst_n),

    // Slave interface (from external master)
    .s_axi_awid           (s_axi_awid),
    .s_axi_awaddr         (s_axi_awaddr),
    // ... (connect all slave AW/W/B signals)

    // FUB interface (to backend)
    .fub_axi_awid         (mem_awid),
    .fub_axi_awaddr       (mem_awaddr),
    // ... (connect to memory controller)
```

```

// Monitor configuration
.cfg_monitor_enable (1'b1),
.cfg_error_enable   (1'b1),
.cfg_timeout_enable (1'b1),
.cfg_perf_enable    (1'b0),
.cfg_timeout_cycles (16'd10), // 10 timer ticks/phase
.cfg_latency_threshold (32'd500),
.cfg_axi_pkt_mask   (16'hFFF4), // set bit = DROP; pass ERROR|
COMPL|TIMEOUT

// Monitor bus (connect to FIFO or consumer)
.monbus_valid      (mon_valid),
.monbus_ready      (mon_ready),
.monbus_packet     (mon_packet),

// Status
.busy              (slave_wr_busy),
.active_transactions(active_txns),
.error_count       (total_errors),
.transaction_count (total_txns),
.cfg_conflict_error(cfg_conflict)
);

// Downstream packet handling
gaxi_fifo_sync #(.DATA_WIDTH(128), .DEPTH(256)) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn   (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_packet),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_data),
    .rd_ready      (consumer_ready)
);

```

17.6 Design Notes

17.6.1 W-Channel Wiring into the Monitor Core

The wrapper feeds the shared `axi_monitor_base` data channel from the W channel with `data_id = AWID` (the W channel itself carries no WID in AXI4/AXI5) and `data_resp = 2'b00` (write data carries no response; the response arrives on B). This matches the AXI4 write-monitor convention. Before commit 95c9490a the AXI5 write monitors wired `data_id = BID` and

data_resp = BRESP onto W beats (cross-channel), which mis-keyed write-data attribution; that defect is fixed.

17.6.2 Write-Specific Monitoring

Poison Detection: NOT implemented — WPOISON never reaches the monitor; no poison packet can be emitted.

Burst Completions: - Tracks AWLEN to verify complete bursts - (Missing-WLAST detection is NOT implemented — WLAST drives completion, not validation) - Monitors AW/W channel synchronization

Atomic Operations: - AWATOP is NOT monitored (ENABLE_ATOMIC shapes the transport only) - (Atomic latency is not separately tracked — atomics time out / complete like ordinary writes) - (Atomic failures surface only as ordinary SLVERR/DECERR — no ATOP-specific detection)

17.6.3 Best Practices

- Monitor packets provide real-time transaction visibility without external logic
 - Filtering reduces monitor bus bandwidth — critical for high-throughput systems
 - Transaction table size (MAX_TRANSACTIONS) must accommodate peak outstanding transactions
 - Performance packets can generate high traffic — use sparingly or with filtering
 - UNIT_ID and AGENT_ID identify this monitor in multi-agent systems
 - Error count WRAPS at 16'hFFFF (plain increment, no saturation — the perfmon BUCKET counters are the ones that saturate)
-

17.7 Related Modules

- [AXI5 Slave Write](#) - Non-monitored version
 - [AXI5 Slave Write Monitor CG](#) - Clock-gated variant
 - [AXI5 Slave Read Monitor](#) - Read monitor
 - [AXI Monitor Filtered](#) - Monitor core
 - [Monitor Package Spec](#) - Packet format details
-

17.8 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)

18 AXI5 Slave Write Monitor with Clock Gating

Module: `axi5_slave_wr_mon_cg.sv` **Location:** `rtl/amba/axi5/` (protocol monitors live with their protocol; only the monitor CORE pieces are in `rtl/amba/monitor/`) **Status:** Production Ready


18.1 Overview

Same slave, same monitor — plus a clock gate. This module wraps `axi5_slave_wr_mon` with automatic clock gating logic, so you keep the integrated transaction monitoring and claw back dynamic power whenever the bus goes quiet.

Scope: this module transports AXI5 signals; it does not implement AXI5 transaction semantics. It performs no MTE tag checking or RTAGMATCH generation, no chunk reassembly, no poison generation, and no atomic read-modify-write – AWATOP is transported, not executed. The monitor observes handshakes, responses and timing; it performs no protocol checking of handshake stability, ID width, burst length or address alignment. See [Scope of This Implementation](#) in the AXI5 index for the full coverage statement.

18.1.1 Key Features

- Full AMBA AXI5 slave write protocol compliance
- **Integrated filtered monitoring** — real-time transaction visibility
- **Integrated clock gating** for dynamic power reduction
- All AXI5 extensions supported (ATOMIC, NSAIID, TRACE, MPAM, MECID, UNIQUE, MTE, POISON)
- Configurable idle count before gating
- Transaction tracking with error detection
- Performance metrics and filtering
- Transparent gating — no protocol changes
- Gating status outputs for system monitoring
- **Power Savings:** traffic-dependent; unmeasured in this repo – treat any percentage as a placeholder until characterized



Block Diagram

18.2 Parameters

Parameter	Type	Default	Description
SKID_DEPTH_AW	int	2	AW channel SKID buffer depth
SKID_DEPTH_W	int	4	W channel SKID buffer depth
SKID_DEPTH_B	int	2	B channel SKID buffer depth
AXI_ID_WIDTH	int	8	Transaction ID width
AXI_ADDR_WIDTH	int	32	Address bus width
AXI_DATA_WIDTH	int	32	Data bus width
AXI_USER_WIDTH	int	1	User signal width
AXI_ATOP_WIDTH	int	6	Atomic operation width
AXI_NSAID_WIDTH	int	4	Non-secure access ID width
AXI_MPAM_WIDTH	int	11	MPAM width
AXI_MECID_WIDTH	int	16	Memory encryption

Parameter	Type	Default	Description
			context width
AXI_TAG_WIDTH	int	4	Memory tag width per 16 bytes
AXI_TAGOP_WIDTH	int	2	Tag operation width
ENABLE_ATOMIC	bit	1	Enable atomic operations
ENABLE_NSAID	bit	1	Enable non-secure access ID
ENABLE_TRACE	bit	1	Enable trace signals
ENABLE_MPAM	bit	1	Enable memory partitioning
ENABLE_MECID	bit	1	Enable memory encryption
ENABLE_UNIQUE	bit	1	Enable unique ID indicator
ENABLE_MTE	bit	1	Enable Memory Tagging Extension
ENABLE_POISON	bit	1	Enable poison indicator
UNIT_ID	int	1	Monitoring unit identifier
AGENT_ID	int	13	Agent identifier
MAX_TRANSACTION S	int	16	Transaction table size
ENABLE_FILTERING	bit	1	Enable packet filtering: two active drop levels (packet type, then event code). Level 2 is reserved and routes nothing
ADD_PIPELINE_STAGE	bit	0	Add pipeline stage for timing
USE_MONITOR	bit	1	Synthesis-time monitor enable (forwarded to inner monitor).

Parameter	Type	Default	Description
N_ADDR_RANGES	int	0	Number of address-range comparators (forwarded to base module).
ENABLE_ERROR_LO GIC	bit	1	Synthesis-cone enable for error detection (forwarded to base module)
ENABLE_TIMEOUT_ LOGIC	bit	1	Synthesis-cone enable for timeout detection (forwarded to base module)
ENABLE_COMPL_LO GIC	bit	1	Synthesis-cone enable for completion tracking (forwarded to base module)
ENABLE_THRESHOL D_LOGIC	bit	1	Synthesis-cone enable for threshold detection (forwarded to base module)
ENABLE_PERF_LOGI C	bit	1	Synthesis-cone enable for the REPORTER's legacy perf-packet cone and the two lifetime counters only – window FSM and meters are unconditional
ENABLE_DEBUG_LO GIC	bit	0	Synthesis-cone enable for the debug/trace cone (forwarded to base module)
ACLK_MHZ	int	100	Clock frequency in MHz. Builds the microsecond tick LUT in counter_freq_invarian

Parameter	Type	Default	Description
			t. Leave this at 100 on a 90 MHz part and every us-denominated timeout is wrong, silently – it was unreachable through this wrapper until 2026-09-01.
CFI_MIN_FREQ_MHZ	int	ACLK_MHZ	Lowest frequency the tick LUT must cover (dynamic-frequency builds).
CFI_MAX_FREQ_MHZ	int	ACLK_MHZ	Highest frequency the tick LUT must cover.
USE_WDATA_ORDER_Q	bit	0	Write-data ordering queue. Required (=1) whenever NUM_BANKS > 1.
NUM_BANKS	int	1	Transaction-table banking. >1 needs USE_WDATA_ORDER_Q=1; the inner module's elaboration guard fires otherwise.
ADDR_FILTER_ENABLE	bit	0	Synthesises the address-range report filter. The parameter only decides whether the logic EXISTS – a build that sets it and leaves cfg_addr_filter_enabl e low filters nothing and looks broken.
ID_FILTER_ENABLE	bit	0	Synthesises the ID report filter (see cfg_id_* for the runtime override).

Parameter	Type	Default	Description
ID_MATCH_BASE	int	0	First ID this instance owns.
ID_MATCH_COUNT	int	0	How many IDs; 0 means ALL, so a zeroed register block does not silently filter everything away.
CG_IDLE_COUNT_WIDTH	int	4	Clock gating idle counter width

18.3 Ports

18.3.1 Filter configuration (forwarded)

These reach the inner monitor through this wrapper; before 2026-09-01 they did not.

Port	Direction	Width	Description
cfg_addr_filter_enable	Input	1	High: suppress packets for transactions outside the window. Low: inert, whatever ADDR_FILTER_ENABLE says
cfg_addr_filter_low	Input	ADDR_WIDTH	Window base, inclusive
cfg_addr_filter_high	Input	ADDR_WIDTH	Window limit, inclusive
cfg_id_filter_enable	Input	1	High: use the runtime window below instead of the ID_MATCH_* parameters
cfg_id_match_base	Input	ID_WIDTH	First ID to accept
cfg_id_match_count	Input	ID_WIDTH+1	How many; 0 means ALL

18.3.2 Clock and Reset

Port	Width	Direction	Description
aclk	1	Input	AXI clock (ungated)
aresetn	1	Input	AXI active-low reset
cam_clear	1	Input	Synchronous clear of the monitor transaction CAM (do not leave unconnected)

18.3.3 Clock Gating Configuration

Port	Width	Direction	Description
cfg_cg_enable	1	Input	Enable clock gating
cfg_cg_idle_count	CG_IDLE_COUNT_WIDTH	Input	Idle cycles before gating

18.3.4 Slave AXI5 Interface

Identical to `axi5_slave_wr` — see [AXI5 Slave Write](#) for the complete port list.

18.3.5 FUB Interface

Identical to `axi5_slave_wr` — see [AXI5 Slave Write](#) for the complete port list.

18.3.6 Monitor Configuration

Identical to `axi5_slave_wr_mon` — see [AXI5 Slave Write Monitor](#) for the complete list.

18.3.7 Monitor Bus Output

Port	Width	Direction	Description
monbus_valid	1	Output	Monitor packet valid
monbus_ready	1	Input	Monitor packet ready
monbus_packet	128	Output	<code>monitor_packet_t</code> (128-bit; [127:124] type, [104:97] event code – full layout on the base mon

Port	Width	Direction	Description
monbus_timestamp	64	Output	page) monbus_timestamp_t paired atomically with monbus_packet
i_mon_time	64	Input	Free-running counter from monbus_group_core, sampled at packet emission

18.3.8 Status Outputs

Port	Width	Direction	Description
busy	1	Output	Module busy indicator
active_transactions	8	Output	Current outstanding transactions
error_count	16	Output	Errors whose packets were actually EMITTED – counts error AND timeout packets emitted – with cfg_error_enable off it still counts timeout packets; only ENABLE_PERF_LOGIC=0 (or USE_MONITOR=0) forces 0
transaction_count	32	Output	Completion packets actually EMITTED – with cfg_compl_enable off (this page's own perf-mode recipe) it reads 0 while transactions complete normally
cfg_conflict_error	1	Output	Configuration conflict detected
cg_gating	1	Output	Clock is currently gated
cg_idle	1	Output	Module is idle

18.4 Functional Description

18.4.1 Clock Gating Behavior

Activity Detection: - **user_valid:** Asserted when slave interface has activity (awvalid, wvalid, bvalid, internal busy, a monitor packet pending on the monitor bus, or monitor CAM entries still live — peer VALID, never peer READY) - **axi_valid:** Asserted when FUB interface has activity (awvalid, wvalid, bvalid)

Key Points: - Clock gating disabled when `cfg_cg_enable = 0` - Ready signals (awready, wready) forced to 0 when gated (prevents new transactions) - bready forced to 0 when gated (prevents accepting responses) - Gating only occurs after configured idle period - Any activity immediately ungates the clock - Monitor state IS a wake term: both a packet pending on the monitor bus (`w_monbus_valid`) and live monitor CAM entries (`|active_transactions`, which covers the reporter's few-cycle emission window) hold the block awake, and the external `monbus_valid` is masked with `!cg_gating` - so monitor-bus delivery is exactly-once across gating at any idle count (`val/amba/test_mon_cg_gating.py` phase 6)

18.4.2 Performance Monitoring

The clock-gated wrapper exposes the full perfmon interface of the base module and **forwards every port unchanged** to the inner `axi5_slave_wr_mon`. The measurement-window state machine, the four W-channel utilization buckets (productive / back-pressure / starvation / idle), and the beat/byte/burst throughput counters behave exactly as documented in the base module — see [Performance Monitoring in axi5_slave_wr_mon](#) for the full narrative and per-bit semantics.

Forwarded perfmon ports (identical width and direction to the base module):

- **Inputs:** `cfg_perf_enable`, `cfg_start_event_sel` (3), `cfg_end_event_sel` (3), `cfg_start_trigger`, `cfg_end_trigger`, `cfg_window_force_close`
- **Outputs:** `window_active`, `window_cycles` (32), `perf_prod_cycles` (32), `perf_bp_cycles` (32), `perf_starv_cycles` (32), `perf_idle_cycles` (32), `perf_beat_count` (32), `perf_byte_count` (64), `perf_burst_count` (32)

The `perf_burst_count` output tracks AW (write address) handshakes.

Warning: an open measurement window is NOT a wake term — the window FSM and all counters run on the gated clock, so if the bus idles past `cfg_cg_idle_count` mid-window the counters FREEZE while wall-clock time passes, and trigger pulses arriving while gated are DROPPED. For exact wall-clock windows hold `cfg_cg_enable` low around the measurement, or use the base module.

Alongside perfmon, the wrapper forwards the `cfg_compl_enable`, `cfg_threshold_enable`, and `cfg_debug_enable` control inputs, plus the six `ENABLE_*_LOGIC` synthesis-cone parameters (see [Parameters](#)), straight through to the base monitor.

18.5 Usage Example

```
axi5_slave_wr_mon_cg #(
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_DATA_WIDTH    (64),
    .UNIT_ID           (1),
    .AGENT_ID          (13),
    .MAX_TRANSACTIONS  (16),
    .CG_IDLE_COUNT_WIDTH(4),
    .ENABLE_FILTERING   (1),
    .ENABLE_ATOMIC     (1),
    .ENABLE_NSAID      (1),
    .ENABLE_TRACE       (1),
    .ENABLE_MPAM        (1),
    .ENABLE_MECID       (1),
    .ENABLE_UNIQUE      (1),
    .ENABLE_MTE         (1),
    .ENABLE_POISON      (1)
) u_axi5_slave_wr_mon_cg (
    .aclk                (axi_clk),
    .aresetn              (axi_rst_n),

    // Clock gating config
    .cfg_cg_enable        (1'b1),           // Enable gating
    .cfg_cg_idle_count    (4'd3),           // Gate after 4 idle cycles
    // (count+1; a LITERAL count)

    // Slave interface (from external master)
    .s_axi_awid           (s_axi_awid),
    .s_axi_awaddr         (s_axi_awaddr),
    // ... (connect all slave AW/W/B signals)

    // FUB interface (to backend)
    .fub_axi_awid         (mem_awid),
    .fub_axi_awaddr       (mem_awaddr),
    // ... (connect to memory controller)

    // Monitor configuration
    .cfg_monitor_enable   (1'b1),
    .cfg_error_enable     (1'b1),
```

```

        .cfg_timeout_enable (1'b1),
        .cfg_perf_enable    (1'b0),
        .cfg_timeout_cycles (16'd10),    // 10 microseconds per phase (full
16-bit range)
        .cfg_latency_threshold (32'd500),
        .cfg_axi_pkt_mask    (16'hFFF4), // set bit = DROP; pass ERROR|
COMPL|TIMEOUT

    // Monitor bus
    .monbus_valid      (mon_valid),
    .monbus_ready      (mon_ready),
    .monbus_packet      (mon_packet),

    // Status
    .busy              (slave_wr_busy),
    .active_transactions (active_txns),
    .error_count        (total_errors),
    .transaction_count  (total_txns),
    .cfg_conflict_error (cfg_conflict),

    // Clock gating status
    .cg_gating          (slave_wr_gating),
    .cg_idle             (slave_wr_idle)
);

// System power management integration
assign system_power_save = slave_wr_gating &&
                           slave_rd_gating;

// Error tracking
always @(posedge axi_clk or negedge axi_rst_n) begin
    if (!axi_rst_n) begin
        critical_errors <= 0;
    end else if (mon_valid && mon_ready) begin
        // Decode packet type
        case (mon_packet[127:124]) // Packet type (128-bit
monitor_packet_t)
            4'd0: begin // Error packet
                if (mon_packet[104:97] == 8'h5) // (never emitted --
poison is not monitored; see above)
                    critical_errors <= critical_errors + 1;
            end
        endcase
    end
end

// Monitor packet handling

```

```

gaxi_fifo_sync #(.DATA_WIDTH(128), .DEPTH(256)) u_mon_fifo (
    .axi_aclk      (axi_clk),
    .axi_aresetn   (axi_rst_n),
    .wr_valid      (mon_valid),
    .wr_data       (mon_packet),
    .wr_ready      (mon_ready),
    .rd_valid      (fifo_valid),
    .rd_data       (fifo_data),
    .rd_ready      (consumer_ready)
);

```

18.6 Design Notes

18.6.1 When to Use This Module

Ideal for: - Power-constrained systems needing visibility into write operations - Debug/validation builds with power budgets - Systems with sporadic write transaction patterns - SoC integration requiring both monitoring and power optimization - (NOT for poison detection — WPOISON never reaches the monitor)

Avoid when: - Interface is continuously active (minimal gating opportunities) - Monitoring overhead unacceptable (use non-monitored version) - Deterministic latency critical (use high idle count or disable gating) - Write bursts dominate traffic (reduces gating efficiency)

18.6.2 Configuration Recommendations

18.6.2.1 Low-Power Debug Mode

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd1),    // Aggressive gating
.cfg_monitor_enable (1'b1),    // Full monitoring
.cfg_error_enable   (1'b1),
.cfg_perf_enable    (1'b0)    // Reduce packet traffic

```

18.6.2.2 Performance Analysis Mode

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd4),    // Conservative gating
.cfg_monitor_enable (1'b1),    // Master gate MUST stay 1 (0 disables
// ALL monitoring); disable completions via cfg_compl_enable
.cfg_perf_enable    (1'b1)    // Enable performance metrics

```

18.6.2.3 Data Integrity Validation

```

.cfg_cg_enable      (1'b1),
.cfg_cg_idle_count  (4'd2),    // Balanced
.cfg_error_enable   (1'b1),    // Catch all errors
.cfg_monitor_enable (1'b1),    // Master gate: monitor active

```

```
.ENABLE_POISON      (1),      // transport-only: carries WPOISON, no
detection
.ENABLE_MTE          (1)      // transport-only: carries tags, no
checking
```

18.6.3 Area and Timing Impact

- **Area:** ~5-8% increase over non-monitored slave (monitoring + clock gating)
- **Timing:** first-order estimate, not measured. The monitor is NOT automatically off the critical path – `axi_monitor_trans_mgr` is banked precisely because it was not (16 entries closed at WNS +1.018 ns where 40 entries came in at -25.183 ns), so size the transaction table for your clock
- **Power:** Net savings depends on activity factor (typically 30-50% at 50% duty cycle)

18.6.4 Power Optimization

Power Savings Estimation: - Base slave logic: ~40% of total power (*first-order estimates — no power/area analysis has been run*) - Monitor logic: ~60% of total power - With gating at 50% duty cycle: ~50% dynamic power savings - Actual savings depend on traffic pattern and `idle_count` setting

Write-Specific Power Considerations: - Burst writes keep module active longer - W channel SKID buffering consumes additional power - (No poison/tag checking exists — there is no such overhead.) - Atomic operations may extend active periods

18.6.5 Observability

Monitoring Capabilities: - Error detection (SLVERR, timeout, orphan — poison is NOT observable; see below) - Performance tracking (latency, throughput) - Transaction completion tracking - Protocol violation detection - (Atomic operations are NOT monitored — AWATOP never reaches the monitor) - (Tag-mismatch detection is NOT implemented — `ENABLE_MTE` shapes the transport only) - All monitoring continues when ungated

18.6.6 Write-Specific Considerations

Burst Handling: - Monitor tracks AW/W synchronization - (Missing-WLAST detection is NOT implemented) - Burst latency includes all beats - Gating should not occur mid-burst

Atomic Operations: - AWATOP is NOT tracked by the monitor (transport-only signal) - Atomic transaction latency measured end-to-end - Consider higher `idle_count` for atomic-heavy workloads

Poison Detection: NOT implemented. WPOISON flows through the transport data plane and never reaches the monitor — no poison event packet can be emitted (the 8'h5 decode some examples showed can never match).

18.7 Related Modules

- [AXI5 Slave Write](#) - Non-monitored, non-gated version
 - [AXI5 Slave Write CG](#) - Clock-gated without monitoring
 - [AXI5 Slave Write Monitor](#) - Monitored without clock gating
 - [AXI5 Slave Read Monitor CG](#) - Read variant
 - [AMBA Clock Gate Control](#) - Clock gating controller
-

18.8 Navigation

- [← Back to AXI5 Index](#)
- [← Back to rtl-amba Index](#)
- [← Back to Main Documentation Index](#)