
Implementation task 12

Group 23

Group member: CHIO, Yat Hei, HSU, Yung-hsiang, XUE, Hongjia


Group member responsible for this task: Hsu, Yung-hsiang

Α




Layout of pad and esd

В




DRC and LVS of entire sram

С



Entire layout of the final chip with grid the height have been extended compare to above one as the space is not enough

D



The i/o pad is initial to be 3.3V, I have use a transmission gate to make sure the initial data won't go in pad during read so the IO<0> didn't go to 3.3, the delay is about 32ns