




STD_LOGIC and STD_LOGIC_VECTOR


- STD_LOGIC is also called IEEE Std.1164 Multi-Valued Logic
- To use STD_LOGIC, we must include the package:


LIBRARY ieee:


USE ieee.std_logic_1164.ALL;


- 'U' Uninitialized
- 'X' Forcing Unknown (Input)
- '0' Forcing 0
- '1' Forcing 1
- 'Z' High Impedance (Output)
- 'W' Weak Unknown
- L' Weak 0 (pull-down resistor)
- 'H' Weak 1 (pull-up resistor)
- '-' Don't Care



















VHDL Design with Quartus II (Cont.)

- Step 2: Design entry using the text editor
 - Select File → New → VHDL File (.vhd)
 - Save as "Class02.vhd" (check "Add file to current project")
 - Edit "Class02.vhd"

 ENTITY Class02 IS

 PORT(

 A: IN BIT_VECTOR(1 downto 0);

 C: IN BIT;

 X: OUT BIT;

 Y: OUT BIT);

 END Class02;

 ARCHITECTURE and_or OF Class02 IS


 BEGIN

 X <= A(1) and A(0) and (not C);

 Y <= (A(1) or A(0)) and (not C);

 END and_or;

 Select "Start Compilation" to compile the circuit







VHDL Design with Quartus II (Cont.)

- · Step 3: Pin assignment and Programming
 - Select "Assignments → Device" to configure the board settings.
 - Set Family as Cyclone III and Device as EP316F484C6
 - Select "Device and Pin Options"
 - · Select and set "Unsigned Pings" as "As input tri-stated" and
 - Select "Configuration" to set configuration scheme as "Active Serial" and configuration device as
 - Select "Assignments → Pins" to activate the "Pin Planner".
 - Select "Start Compilation" to compile the circuit with circuit assignment.
 - Select "Tools → Programmer" to download the .soft file to the FPGA board for testing.

Node Name		Direction	Location
■	A[1]	Input	PIN_H5
■	A[0]	Input	PIN_J6
■	C	Input	PIN_H2
•	X	Output	PIN_31
••	Υ	Output	PIN_J2



Combinational Logic Circuit

Input



Lab 02

- Part 1 Simulation
 - Use VHDL to design a NAND gate with one output pin f and two input pins a and b. Then use Vector Waveform File (.vwf) to simulate the results.
 - A: count value, binary, simulation period=4us, advanced by 1 every 100ns

Press to enable

- B: count value, binary, simulation period=4us, advanced by 1 every 200ns
- Part 2: When the BUTTON0 is pressed,
 - LEDG0 shows the ANDed result of SW0 and SW1.
 - LEDG1 shows the ORed result of SW0 and SW1.
- Part 3 Transferring a Design to a Target FPGA
 - Use three slides (SW2-SW0) as the binary input value. Solve the following problems with VHDL.

 - The corresponding LED (LEDG0-7) is on when selected by the binary input. Other LEDs are off. E.g., 100 (SW2-SW0) lights LEDG4.

 The first 7-segment LED (HEX0) shows the decimal value of the binary input when the first pushbutton (BUTTON0) is pressed. Otherwise, HEX0 is off. E.g., When BUTTON0 is pressed and the binary input is 101 (SW2-SW0), HEX0 shows 5.

