


EECS 413 LAB1


Hsiang-Yang Fan

1.


- Figure 2&3




- Figure 4




- Figure 5



- Figure 6



• Figure 8



2.

2.

KCL: $g_{m1}V_{gs} + g_{m2}V_{gs} + \frac{V_{out}}{r_{o1}} + \frac{V_{out}}{r_{o2}} = 0$, KVL: $V_{in} = V_{gs}$

$$\Rightarrow (g_{m1} + g_{m2})V_{in} = -\left(\frac{1}{r_{o1}} + \frac{1}{r_{o2}}\right)V_{out}$$


Gain $\Rightarrow A_v = \frac{V_{out}}{V_{in}} = -(g_{m1} + g_{m2})(r_{o1} \parallel r_{o2})$

input resistance: $R_{in} = \infty$


output resistance: $R_{out} = \frac{V_x}{I_x} \Big|_{V_{in}=0} \Rightarrow I_x = \frac{V_x}{r_{o1}} + \frac{V_x}{r_{o2}}$
 $\Rightarrow R_{out} = \frac{V_x}{I_x} = (r_{o1} \parallel r_{o2})$

3. $g_m = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})$
 \therefore Increasing W & decreasing L will increase the gain of inverter


4. Input & Output pulse waveforms



5. Rise time, Fall time and Circuit



	time (s)	riseTime(...ime") (s)		time (s)	fallTime(...ime") (s)
1	51.16E-9	3.619E-9	1	700.7E-12	3.611E-9
2	151.2E-9	3.618E-9	2	100.7E-9	3.613E-9
3	251.2E-9	3.618E-9	3	200.7E-9	3.612E-9
4	351.2E-9	3.618E-9	4	300.7E-9	3.612E-9
5	451.2E-9	3.618E-9	5	400.7E-9	3.612E-9
6	551.2E-9	3.618E-9	6	500.7E-9	3.612E-9
7	651.2E-9	3.618E-9	7	600.7E-9	3.612E-9
8	751.2E-9	3.618E-9	8	700.7E-9	3.612E-9
9	851.2E-9	3.618E-9	9	800.7E-9	3.612E-9
10	951.2E-9	3.618E-9	10	900.7E-9	3.612E-9
11	1.051E-6	3.618E-9	11	1.001E-6	3.612E-9
12	1.151E-6	3.618E-9	12	1.101E-6	3.612E-9
13	1.251E-6	3.618E-9	13	1.201E-6	3.612E-9
14	1.351E-6	3.618E-9	14	1.301E-6	3.612E-9
15	1.451E-6	3.618E-9	15	1.401E-6	3.612E-9
16	1.551E-6	3.618E-9	16	1.501E-6	3.612E-9
17	1.651E-6	3.618E-9	17	1.601E-6	3.612E-9
18	1.751E-6	3.618E-9	18	1.701E-6	3.612E-9
19	1.851E-6	3.618E-9	19	1.801E-6	3.612E-9
20	1.951E-6	3.618E-9	20	1.901E-6	3.612E-9
21	2.051E-6	3.618E-9	21	2.001E-6	3.612E-9
22	2.151E-6	3.618E-9	22	2.101E-6	3.612E-9



6.

(1) At the beginning, the fall time is larger than the rise time. The width of NMOS needs to be longer in order to decrease the fall time value. Finally, the PMOS W/L is unchanged $2\mu/120\text{nm}$, and NMOS W/L is changed to $720\text{nm}/120\text{nm}$.

(2) Due to the capacitor, PMOS charges the capacitor from 0 to 1, hence PMOS determines the rise time. NMOS lets the capacitor to drain from 1 to 0, NMOS determines the fall time.