Homework 3 Written

The pdf you submit must look exactly like this with the answers and all supporting works shown on the page with the question.

Last Name

First Name

Student ID

Mally

Fear

998813013

Partner Last Name

Partner First Name

Partner Student ID

1. (5 points) Create a JK Flip-Flop using only a T Flip-Flop and basic logic gates.


	. 1	, iii	rop asing on	ny a r r np-	Trop and basic	logic gates.
JK	(2)	UK T	Q	T	er oer	
00	a	0 X	Q	a	0	00011110
0	0	10/	Q	0	0 1	200011
)		Q	1		111001
	Q					
TIL	100	a/ T				
0 6	0	0 0		24	_	
0 0		1 0		6	00 0	11 19
0	0	0 0	and the second	1	Poolt	
0 1		0 1			0.11	0
1 0	0		and the second			
0	1	10			FOR +	-KQ
	0					
	Property and a second s	0 1				4
	NO MED JAL DAN KARRANDA	0		* 1		
			The			7
				7	T Q-	
				1	= R	
*			1			
		K	D			


2. (5 points) Create an SR Flip-Flop using only a D Flip-Flop and basic logic gates.

0 = RQ + S $S = D$ R R R R	O X X 1 0 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1	Q CIK P Q Q prov Q prov 1 0 0 1 1 1 1 NO,	SRQQ 00000000000000000000000000000000000
D) to Qt	Q 00 01 11 10		
	D=RQ+S	S D FO	Q7

3. (5 points) Implement the simplest circuit possible using JK Flip-Flops based on the following transition table. Current State/Encoding Input Next State Output 2 D State encoding (uman)-OA = EQ +IQ JA= Dt QT JB= QQ KB300 No QI JB Qj.

4. (5 points) Derive the **minimal** state table for a single input, single output **Moore** model FSM that outputs 1 whenever it detects either 110 or 101 in the input sequence. Overlapping sequences should be detected. For example if the input is 1101 then the output would be 00011 (Don't forget that the output of a Moore is delayed 1 clock cycle behind the input.





6. (5 points) Given the propagation delays contained in the table below and that the setup time for a D Flip-Flop is 3ns determine the length of the worst case path **and** the maximum clock frequency for the following circuit.

