Date: 2017/05/16

Student ID:

Name: ANS

Given the following sequence of instructions, if there's full forwarding in the MIPS pipelined processor, specify the signal values of "ForwardA" and "ForwardB" at each clock cycle (CC) from CC1 to CC7.

