C Programming:

Data Types:

Data	Bytes	Range
Types		
int	4	-2 ³¹ to 2 ³¹ -1 (-2,147,483,648
		to 2,147,483,647)
float	4	1-bit sign, 8-bit exponent,
		23-bit mantissa
double	8	1-bit sign, 11-bit exponent,
		52-bit mantissa
char	1	Unsigned: 0 to 255; Signed: -128 to
		127

Pointers:

```
int *a ptr; a ptr = &a; int *a ptr = &a;
void swap(int *a, int *b) { int temp = *a; *a = *b; *b =
temp: }
```

Arrays:

```
*(arr+2) == arr[2]; arr+2 = &arr[2];
```

Strings: Strings end with "\0";

```
scanf(%s, str): reads until \s
fgets(str, size, stdin) // reads until \n; puts(str) // ends
with \n
strlen(s): returns # of chars;
strcmp(s1, s2) || strncmp(s1, s2, n): compare strings
strcpy(s1, s2) || strncpy(s1, s2, n): copies s2 into s1
```

Structures:

```
typedef struct { int marks; } student t; student t s1 =
{80};
student s2; s2.marks = 77; // alternative to instantiate
structure
void edit(student t *s) { (*s).marks = 100; };
s2 = s1; // copies entire structure
(*player_ptr).name == player_ptr->name
```

C program (.c) -> Pre-processor -> Pre-processed code (.i) -> Compiler -> Assembly code (.asm) -> Assembler -> Object code (.o) -> Linker -> Executable (.hex)

Data and Number Systems:

IEEE-754 Conversion:

 -1.101×2^{7}

1	10000110	101	0000	00000	00000	90000	00		
Sign	bit: 1; Exp	onent	(Ex	cess-1	127):	7+12	27=134;	Mantissa:	101
Note	· Fill with	as to	the	hack	for	the N	Mantiss:	a	

Complements:

Sign & Magnitude	Invert Sign Bit	-2 ⁿ⁻¹ +1 to 2 ⁿ⁻¹ -1	+0 & -0 exists
1s Complement	Flip bits	-2 ⁿ⁻¹ +1 to 2 ⁿ⁻¹ -1	+0 & -0 exists
2s Complement	Flip bits; add 1	-2 ⁿ⁻¹ to 2 ⁿ⁻ ¹ -1	+0 exists

Overflow:

Checks if $MSB_A == MSB_B$, MSB_C must be the same for $(A + B = C)_2$ 2s Complement: Ignore carry out & check for overflow

1s Complement: Add carry out to LSBc & check for overflow

MIPS (Microprocessor without Interlocked Pipelined Stages)

32-bit constant into a register

lui \$t0, 0xAAAA; ori \$t0, \$t0, 0xF0F0

MIPS Instructions:

R-format: op \$rd, \$rs, \$rt sll: op \$rd, \$rt, shamt I-format: op \$rt, \$rs, immd J-format: j immd

Load and Store Word:

lw \$rt, \$rs, immd == (Mem[\$rt] <= Mem[\$rs + immd])</pre> sw \$rt, \$rs, immd == (Mem[\$rs + immd] <= Mem[\$rt})</pre>

Array Pointers:

Word: 4-bytes Address of A[] => \$t0 & i => \$t1 $sll $t3, $t1, 2 \Rightarrow ($t3 = i * 4);$ add \$t4, \$t0, \$t3 => (\$t4 = &A[i])lw \$t5, 0(\$t4) => (\$t5 = A[i])

J-format pseudo-address:

Ignore first 4 bits and last 2 bits of insturction Retrieve middle 26 bits

ISA (Instruction Set Architecture) Data Storage

Stack	Accumulator	Register	Memory
Push	Load A	Load R1, A	Add C, A,
Α	Add B	Load R2, B	В
Push	Store C	Add R3, R1,	
В		R2	
Add		Store R3, C	
Pop C			

Endianness:

Big-endian: MSB in lowest address

Little-endian: LSB in lowest address ("reverse-order")

Expanding Opcode:

Type A: 6-bit opcode & Type B: 11-bit opcode Min: (000001 to 111111) + (000000 XXXXX) Max: (000000) + (000001 XXXXX to 111111 XXXXX)

Type A: 3-bit opcode & Type B: 6-bit opcode & Type C: 10-bit opcode

Min: (001 to 111) + (000001 to 000111) + (000000 XXXX)

Max: (000) + (000001) + (XXXXXX XXXX) - (000 XXX XXXX) -(000 001 XXXX)

<u>Instruction Execution Cycle in MIPS:</u>

Fetch : Get instruction from memory, address in PC Decode: Find out the operation required Operand Fetch : Get operand(s) needed for operation Execute: Perform the required operation Result Write : Store the result of the operation

ALU Control:

ATNVERSE: 0:A. 1:A' BINVERSE: 0:B, 1:B'

OP: 00:AND, 01: OR, 10: ADD

ALU Control	Function
0000	and
0001	or
0010	add
0110	sub
0111	slt
1100	nor

ALU Control Unit:

MSB3: 0

MSB₂: ALUOP₀ || (F₁ && ALUOP₁) MSB_1 : $ALUOP_1 \mid | (!F_2 \&\& ALUOP_1)$ MSB₀: ALUOP₁ && $(F_3 || F_0)$

Control Signals:

RegDst: 0: Inst[20:16], 1: Inst[15:11]

RegWrite:0: No register write, 1: New value will be written ALUSrc: Operand2 = 0: Register RD2, 1: SignExt(Inst[15:0])

ALUOp: 00 : lw / sw, 01 : beg, 10 : R-type

ALUControl (ALU) : Mentioned earlier

MemRead: 0: No Mem Read, 1: Read from Address

MemWrite: 0: No Mem Write, 1: Read Data 2 -> Mem[Address] MemToReg (RegWrite) - 1: Mem Read Data, 0: ALU Result

Branch: 0: Not Taken, 1: Taken PCSrc: (Branch AND is Zero)

Next PC = 0: PC + 4, 1: SignExt(Inst[15:0]) << 2 + (P C + 4)

Control Design: Outputs

		R	lw	SW	beq
EX	RegDst	1	0	Х	Х
EX	ALUSrc	0	1	1	0
EX	ALUop ₁	1	0	0	0
EX	ALUop₀	0	0	0	1
MEM	MemRead	0	1	0	0
MEM	MemWrite	0	0	1	0
MEM	Branch	0	0	0	1
WB	MemToReg	0	1	Х	Х
WB	Reg Write	1	1	0	0

Single Cycle Implementation

	R	lw	SW	beq
Inst Mem	1	1	1	1
Reg Read	1	1	1	1
ALUSrc	1	1	1	1
ALU	1	1	1	1
Data Mem		1	1	
Reg Write	1		1	

Laws of Boolean Algebra:

Identity	A + 0 = 0 + A = A	A · 1 = 1 · A = A
Inverse / Complement	A + A' = 1	A · A' = 0
Commutative	A + B = B + A	A · B = B · A
Associative	A + (B + C) = (A + B) + C	A · (B · C) = (A · B) · C
Distributive	$A \cdot (B + C) =$ $(A \cdot B) + (A \cdot C)$	$A + (B \cdot C) =$ $(A + B) \cdot (A + C)$
Idempotency	X + X = X	X · X = X
1 / 0 element	X + 1 = 1	X · 0 = 0
Involution	(X')' = X	
Absorption 1	$X + X \cdot Y = X$	$X \cdot (X + Y) = X$
Absorption 2	$X + X' \cdot Y = X + Y$	$X \cdot (X' + Y) = X \cdot Y$
De Morgan's	(X + Y)' = X' · Y'	(X · Y)' = X' + Y'
Consensus	$X \cdot Y + X' \cdot Z + Y \cdot Z =$ $X \cdot Y + X' \cdot Z$	(X+Y)·(X'+Z)·(Y+Z) = (X+Y)·(X'+Z)

Minterms and Maxterms

Х	Υ	Minterms	Maxterms
0	0	x'·y'	x+y
0	1	x'·y	x+y'
1	0	x·y '	x'+y
1	1	x⋅y	x'+y'

Each minterm is the complement of the maxterm

 $F = \sum m(1,4,5,6,7) = \prod M(0,2,3)$

Logic Gates:

NOR: (a + b)NAND: (a · b)' XOR: $a \oplus b = (a \cdot b') + (a' \cdot b)$

Universal Gates: $x' = (x \cdot x)'$

NAND .

```
(x \cdot y) = ((x \cdot y)' \cdot (x \cdot y)')'
(x + y) = ((x \cdot x)' \cdot (y \cdot y)')'
x' = (x + x)'
(x \cdot y) = ((x + x)' + (y + y)')'
(x + y) = ((x + y)' + (x + y)')'
```

Simplification:

Half-Adder:

 $C = (X \cdot Y) \& S = X \oplus Y$

Gray Code / Reflected Binary Code

Only a single bit differs from previous to the next value

The larger the group size, the smaller the # of literals Prime Implicants: Maximum number of minterms Essential PIs: Includes at least one PI not covered by any other PI

0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10

Combinational Circuits:

Full Adder:

 $C_{OUT} = X \cdot Y + (X \oplus Y) \cdot C_{TN}; S = X \oplus (Y \oplus Z)$ 4-bit parallel adder: X₃:MSB; X₀:LSB (Made out of 4 full-adders)

Magnitude Comparator:

A < B: $(a' \cdot b' \cdot d') + (a' \cdot c) + (b' \cdot c \cdot d)$ $A = B: (a \cdot b \cdot c \cdot d) + (a \cdot b' \cdot c \cdot d') + (a' \cdot b \cdot c' \cdot d) +$ (a'⋅b'⋅c'⋅d') A > B: $(a \cdot c') + (b \cdot c' \cdot d') + (a \cdot b \cdot d')$

MSI Components

2x4 Decoder: F₀: X'·Y'; F₁: X'·Y; F₂: X·Y'; F₃: X·Y; 1-enable: if E = 1, F_0 to F_3 works fine. Active-high: OR (minterm): NOR (maxterm) Active-low: NAND (minterm); AND (maxterm)

4-to-2 Encoder: D₀: F₁ + F₃; D₁: F₂ + F₃ Priority Encoder: all before $F_X = don't$ care

Demultiplexers:

1-to-4 demultiplexer: Y_0 : $D \cdot S_1' \cdot S_0'$ to Y_3 : $D \cdot S_1 \cdot S_0$

Multiplexers:

4-to-1 multiplexer: $I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3$ Implementing functions: 1 for minterm, 0 for maxterm

Sequential Logic:

Note: 1B = 8 bits; $1KB = 2^{10} \text{ bits}$; $1MB = 2^{20} \text{ bits}$;

Latches and Flip-Flops

S	R	Q(t+1)	Status
0	0	Q(t)	NC
0	1	0	Reset
1	0	1	Set
1	1	а	Invalid

Active-High S-R Latch $Q(t+1) = S + R' \cdot Q$ $S \cdot R = 0$

EN	D	Q(t+1)	Status
1	0	0	Reset
1	1	1	Set
Х	Х	Q(t)	NC

 $\frac{\text{Active-High D Latch}}{\text{If EN = 1, Q(t+1) = D}}$

S	R	CLK	Q(t+1)	Status
0	0	Х	Q(t)	NC
0	1	UP	0	Reset
1	0	UP	1	Set
1	1	UP	0	Invalid

S-R Flip Flop

1	0	ľ	JP	1		Set	
1	1	_	JP	0		Inva	1:
D	CLK		Q(t	:+1)	Sta	itus	Ī
0	UP		0		Res	et	l

1 UP 1

D Flip Flop

J	K	CLK	Q(t+1)	Status
0	0	UP	Q(t)	NC
0	1	UP	0	Reset
1	0	UP	1	Set
1	1	UP	Q(t)'	Toggle

Set

 $\frac{\text{J-K Flip Flop}}{\text{Q(t+1)} = \text{J-Q'} + \text{K'-Q}}$

			, 00
Т	CLK	Q(t+1)	Status
0	UP	Q(t)	NC
1	UP	Q(t)'	Toggle

 $\frac{T \text{ Flip-Flop}}{Q(t+1) = T \cdot Q' + T' \cdot Q}$

Flip-Flop Excitations Tables

I	Q	Q ⁺	J	K	Q	Q+	S	R
I	0	0	0	Χ	0	0	0	Х
I	0	1	1	Х	0	1	1	0
I	1	0	Х	1	1	0	0	1
ſ	1	1	Х	0	1	1	Х	0

Q	Q+	D	
0	0	0	
0	1	1	
1	0	0	
1	1	1	

Q	Q+	Т	Async Inputs
0	0	0	Pre = HIGH =>
0	1	1	Q = HIGH
1	0	1	Pre = LOW ->
1	1	a	O = LOW

State Table and Diagrams:

m flip-flops + n inputs => 2^{m+n} rows

Pipelining:

Execution Stages:

Instruction Fetch: IF

Instruction Decode and Register Read: ID
Execute / Calculate Address: EX

Access operand in Data Memory: MEM
Write Back Result into a register: WB

Pipeline Datapath:

IF/ID: Instruction Read; PC + 4

ID/EX: Get values from Register, Sign Extend, PC + 4, Write Reg Number

EX/ID: (PC + 4) + (Immd * 4); ALU result; is Zero?;

Read Data 2 from register; Write Register Number MEM/WB: ALI result; Memory read data; Write Register Number

Single-Cycle Processor:

 $\mathsf{CT}_{\mathsf{SEQ}} = \sum_{k=1}^{N} T_k$; $\mathsf{Time}_{\mathsf{SEQ}} = 1 * \mathsf{CT}_{\mathsf{SEQ}}$

Multi-Cycle Processor:

CT_{MULTI} = max(T_k); Time_{MULTI} = 1 * Average CPI * CT_{MULTI}

Pipeline Processor:

Read-After-Write (RAW): Applies for Register (ID & WB)

Data Forwarding:

AND => AND: EX to EX

LOAD => AND: MEM to EX (1 stall)
STORE => AND: MEM to EX (1 stall)

Early Branching:

Make decision in ID stage instead of MEM stage. R => Branch, 1 stall; Load => Branch, 2 stalls.

Branch Prediction:

Assume all branches are not taken. Correct guess no stall, wrong guess flush pipeline.

Delayed Branch:

Move non-control dependent instructions after a branch.

Cache:

Memory Access Time:

Miss Rate = (1 - Hit Rate)
Miss Penalty: Time to replace block cache + Hit Time
(Hit Rate * Hit Time) + (Miss Rate * Miss Penalty)

Write Policy:

Write-through:

Write data both to the cache and main memory Write will operator at speed of main memory Used a write buffer to solve the issue.

Write-back:

Only write to cache, write to main memory when cache block is evicted.

Wasteful to write back every replaced cache.

Use a dirty bit if cache content is changed, write back only if dirty bit is set to 1.

<u>Cache Misses:</u>

Compulsory misses: First Access to Block

Conflict misses: Collision

Capacity Misses: Blocks are discarded when cache is full

Handling Cache Misses:

Read Miss: Load Data from memory to cache to register.

Write Miss:

Write-Allocate: Load complete block to cache, change required word in cache, write to main memory Write-Around: Write to main memory only.

Direct Mapped Cache:

Cache Block Size: 2^N

of Cache Blocks = 2^M = (Cache Size / Block Size)

Tag = 32 - (N + M) bits

N-way Set Associative Cache:

of sets = 2^M = (# of Cache Block / n in N-way)

Fully Associative Cache:

Tag = 32 - N bits


 $Block\ Number = tag$

Block Replacement Policy:

Least Recently Used => Temporal Locality

First In, First Out Random Replacement

Least Frequently Used



Binary	Table				
2-8	0.00390625	20	1	28	256
2-7	0.0078125	2 ¹	2	2 ⁹	512
2-6	0.015625	2 ²	4	210	1024
2-5	0.03125	2 ³	8	211	2048
2-4	0.0625	24	16	212	4096
2-3	0.125	2 ⁵	32	2 ¹³	8192
2-2	0.25	2 ⁶	64	214	16384
2-1	0.5	27	128	2 ¹⁵	32768

Dec	Bin	1s	2s	Dec	Bin	1s	2s
-7	1111	1000	1001	+0	0000	0000	0000
-6	1110	1001	1010	+1	0001	0001	0001
-5	1101	1010	1011	+2	0010	0010	0010
-4	1100	1011	1100	+3	0011	0011	0011
-3	1011	1100	1101	+4	0100	0100	0100
-2	1010	1101	1110	+5	0101	0101	0101
-1	1001	1110	1111	+6	0110	0110	0110
-0	1000	1111	-	+7	0111	0111	0111

Hexadecimal Converter									

R-format Conve	R-format Converter											
opcode		r	s	rt		rd		shamt			funct	

I-format Conver	I-format Converter										
opcode	r	s		rt	immediate						
					ı		1		1		

	00	01	11	10		00	01	11	10		00	01	11	10		00	01	11	10
0					0					0					0				
0					0					0					0				
0					0					0					0				
1					1					1					1				
1					1					1					1				
1					1					1					1				
1					1					1					1				
0					0					0					0				