

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS[™]

OptiMOS[™]5 Power-Transistor, 80 V BSC030N08NS5

Data Sheet

Rev. 2.2 Final





BSC030N08NS5


1 **Description**


Features

- Optimized for high performance SMPS, e.g. sync. rec.
 100% avalanche tested
- Superior thermal resistance
- N-channel
- Qualified according to JEDEC¹⁾ for target applications
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21

Table 1 **Kev Performance Parameters**

Tailore Transport and Transport							
Parameter	Value	Unit					
V _{DS}	80	V					
R _{DS(on),max}	3.0	mΩ					
I _D	100	A					
Qoss	73	nC					
Q _G (0V10V)	61	nC					











Type / Ordering Code	Package	Marking	Related Links
BSC030N08NS5	PG-TDSON-8	030N08NS	-



OptiMOS[™]5 Power-Transistor, 80 V

BSC030N08NS5

Table of Contents

Description	2
Maximum ratings	4
Thermal characteristics	
Electrical characteristics	Ę
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Disclaimer	12





BSC030N08NS5

2 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	O b. a.l.	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	-	100 100 22	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =50K/W ¹⁾
Pulsed drain current ²⁾	I _{D,pulse}	-	-	400	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ³⁾	E AS	-	-	250	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	139 2.5	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 K/W ¹⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

3 Thermal characteristics

Table 3 **Thermal characteristics**

Doromotor	Symbol	Values			Unit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case, bottom	R_{thJC}	-	0.5	0.9	K/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	K/W	-
Device on PCB, 6 cm ² cooling area ¹⁾	R _{thJA}	-	-	50	K/W	-

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ See figure 3 for more detailed information $^{3)}$ See figure 13 for more detailed information





4 Electrical characteristics

Table 4 Static characteristics

Parameter	Cumbal	Values			11	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3	3.8	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=95\ \mu {\rm A}$
Zero gate voltage drain current	$I_{ m DSS}$	-	0.1 10	1 100	μA	V _{DS} =80 V, V _{GS} =0 V, T _j =25 °C V _{DS} =80 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	2.6 3.4	3.0 4.5	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =6 V, I _D =25 A
Gate resistance ¹⁾	R _G	-	1.6	2.4	Ω	-
Transconductance	g fs	55	110	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 50 A$

Table 5 Dynamic characteristics

Danamatan	Oh l		Values			Nata / Tank Canadidian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	4300	5600	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	700	910	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	32	56	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	20	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Rise time	t _r	-	12	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Turn-off delay time	$t_{ m d(off)}$	-	43	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Fall time	t _f	-	13	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω

Final Data Sheet 5 Rev. 2.2, 2014-11-10



OptiMOS[™]5 Power-Transistor, 80 V

BSC030N08NS5

Table 6 Gate charge characteristics¹⁾

Davamatav	Cymahal	Values			11	Nata / Tast Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	20	-	nC	V _{DD} =40 V, I _D =50 A, V _{GS} =0 to 10 V
Gate charge at threshold	Q _{g(th)}	-	12	-	nC	V_{DD} =40 V, I_{D} =50 A, V_{GS} =0 to 10 V
Gate to drain charge ²⁾	Q _{gd}	-	13	19.5	nC	V _{DD} =40 V, I _D =50 A, V _{GS} =0 to 10 V
Switching charge	Q _{sw}	-	21	-	nC	V_{DD} =40 V, I_{D} =50 A, V_{GS} =0 to 10 V
Gate charge total	Qg	-	61	76	nC	V_{DD} =40 V, I_{D} =50 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.6	-	V	V_{DD} =40 V, I_{D} =50 A, V_{GS} =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	52	-	nC	V_{DS} =0.1 V, V_{GS} =0 to 10 V
Output charge ²⁾	Qoss	-	73	97.0	nC	V _{DD} =40 V, V _{GS} =0 V


Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Note / Test Condition
raiametei	Syllibol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Diode continuous forward current	<i>I</i> s	-	-	100	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	400	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.9	1.1	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C
Reverse recovery time ²⁾	t _{rr}	-	54	108	ns	V _R =40 V, I _F =50 A, d <i>i</i> _F /d <i>t</i> =100 A/μs
Reverse recovery charge ²⁾	Qrr	-	94	188	nC	V _R =40 V, I _F =50 A, di _F /dt=100 A/μs

 $^{^{1)}}$ See "Gate charge waveforms" for parameter definition $^{2)}$ Defined by design. Not subject to production test.





5 Electrical characteristics diagrams






























6 Package Outlines



DIM	MILLIM	ETERS				
DIM	MIN	MAX				
Α	0.90	1.10				
b	0.31	0.54				
b1	0.02	0.22				
С	0.15	0.35				
D	5.15	5.49				
D1	4.95	5.35				
D2	3.70	4.40				
E	5.95	6.35				
E1	5.70	6.10				
E2	3.40 3.80					
е	1.27					
N	8					
L	0.45 0.71					
M	0.45	0.75				
Θ	8.5°	12°				
aaa	0.25					
eee	0.08					




Figure 1 Outline PG-TDSON-8, dimensions in mm



OptiMOS[™]5 Power-Transistor, 80 V

BSC030N08NS5

Revision History

BSC030N08NS5

Revision: 2014-11-10, Rev. 2.2

Previous Revision

1 To Tious The Victoria					
Revision	Date	Subjects (major changes since last revision)			
2.0	2014-07-04	Release of final version			
2.1	2014-10-14	Rev. 2.1 - Update SOA diagram			
2.2	2014-11-10	Rev. 2.2 - Add footnote for Rg and Ciss			

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.