128-bit

From Wikipedia, the free encyclopedia

Jump to navigation Jump to search

Computer architecture bit widths

<u>Bit</u>

- 1
- 2 4
- <u>12</u>
- <u>16</u>
- <u>18</u>
- <u>24</u>
- <u>26</u>
- <u>31</u>
- <u>32</u>
- <u>36</u> • <u>48</u>
- <u>60</u>
- <u>64</u>
- 128
- <u>256</u>
- <u>512</u>

Application

- <u>8</u>
- <u>16</u>
- <u>32</u>
- <u>64</u>

Binary floating-point precision

- <u>16</u>
- <u>32</u>
- <u>40</u>

- <u>64</u>
- 80
- 128
- <u>256</u>
- <u>×½</u>
- <u>×1</u>
- <u>×2</u>
- ×4
- <u>×8</u>

Decimal floating-point precision

- 32
- <u>64</u>
- 128

- 1
- •
- 6

In <u>computer architecture</u>, **128-bit** <u>integers</u>, <u>memory addresses</u>, or other <u>data</u> units are those that are 128 <u>bits</u> (16 octets) wide. Also, 128-bit <u>CPU</u> and <u>ALU</u> architectures are those that are based on <u>registers</u>, <u>address buses</u>, or <u>data buses</u> of that size.

While there are currently no mainstream general-purpose processors built to operate on **128-bit** *integers* or addresses, a number of processors do have specialized ways to operate on 128-bit chunks of data. The <u>IBM System/370</u> could be considered the first simple 128-bit computer, as it used 128-bit <u>floating-point</u> registers. Most modern CPUs feature <u>single-instruction multiple-data</u> (SIMD) instruction sets (<u>Streaming SIMD Extensions</u>, <u>AltiVec</u> etc.) where 128-bit vector registers are used to store several smaller numbers, such as four 32-bit floating-point numbers. A single instruction can then operate on all these values in parallel. However, these processors do not operate on individual numbers that are 128 binary digits in length; only their <u>registers</u> have the size of 128 bits.

The DEC <u>VAX</u> supported operations on 128-bit integer ('O' or octaword) and 128-bit floating-point ('H-float' or HFLOAT) datatypes. Support for such operations was an upgrade option rather than being a standard feature. Since the VAX's registers were 32 bits wide, a 128-bit operation used four consecutive registers or four longwords in memory.

The <u>ICL 2900 Series</u> provided a 128-bit accumulator, and its instruction set included 128-bit floating-point and <u>packed decimal</u> arithmetic.

In the same way that compilers emulate e.g. 64-bit integer arithmetic on architectures with register sizes less than 64 bits, some compilers also support 128-bit integer arithmetic. For example, the <u>GCC C compiler 4.6</u> and later has a 128-bit integer type <u>__int128</u> for some architectures.[1] For the <u>C programming language</u>, this is a compiler-specific extension, as <u>C11</u> itself does not guarantee support for 128-bit integers.

A 128-bit register can store 2^{128} (over 3.40×10^{38}) different values. The range of <u>integer</u> values that can be stored in 128 bits depends on the <u>integer representation</u> used. With the two most common representations, the range is 0 through 340,282,366,920,938,463,463,374,607,431,768,211,455 (2^{128} – 1) for representation as an (<u>unsigned</u>) <u>binary number</u>, and $-170,141,183,460,469,231,731,687,303,715,884,105,728 (<math>-2^{127}$) through $170,141,183,460,469,231,731,687,303,715,884,105,727 (<math>2^{127}$ – 1) for representation as <u>two's complement</u>.

Uses

- The <u>free software</u> used to implement <u>RISC-V</u> <u>architecture</u> is defined for 32, 64 and 128 bits of integer data width.
- <u>Universally Unique Identifiers</u> (UUID) consist of a 128-bit value.
- <u>IPv6</u> routes computer network traffic amongst a 128-bit range of addresses.
- ZFS is a 128-bit file system.
- GPU chips commonly move data across a 128-bit bus.[2]
- 128 bits is a common key size for symmetric ciphers and a common block size for block ciphers in cryptography.
- 128-bit processors could be used for addressing directly up to 2^{128} (over 3.40×10^{38}) bytes, which would greatly exceed the total data stored on Earth as of 2010, which has been estimated to be around 1.2 zettabytes (1.42 × 10^{21} bytes).[3]
- Quadruple precision (128-bit) <u>floating-point</u> numbers can store 64-bit <u>fixed point</u> numbers or <u>integers</u> accurately without losing <u>precision</u>.
- The <u>AS/400</u> virtual instruction set defines all pointers as 128-bit. This gets translated to the hardware's real instruction set as required, allowing the underlying hardware to change without needing to recompile the software. Past hardware was 48-bit <u>CISC</u>, while current hardware is 64-bit <u>PowerPC</u>. Because pointers are defined to be 128-bit, future hardware may be 128-bit without software incompatibility.
- Increasing the word size can speed up <u>multiple precision</u> mathematical libraries. Applications include <u>cryptography</u>, and potentially speed up algorithms used in complex mathematical processing (<u>numerical analysis</u>, <u>signal processing</u>, complex <u>photo editing</u> and <u>audio</u> and <u>video processing</u>).
- MD5 algorithm is a widely used hash function producing a 128-bit hash value.
- <u>Apache Avro</u> uses a 128-bit random number as synchronization marker for efficient splitting of data files.[4]

History

A 128-bit <u>multicomparator</u> was described by researchers in 1976.[5]

A CPU with 128-bit multimedia extensions was designed by researchers in 1999.[6]

References

1.

- "GCC 4.6 Release Series Changes, New Features, and Fixes". Retrieved 25 July 2016.
- Don Woligroski (July 2006). <u>"The Graphics Processor"</u>. tomshardware.com. Retrieved 24 February 2013.
- Rich Miller (May 2010). "<u>Digital Universe nears a Zettabyte"</u>. The Guardian. datacenterknowledge.com. Retrieved 16 September 2010.
- "Compression Formats and Delimiter Sequences". Stack Overflow. Retrieved 20 June 2018.
- Mead, C.A.; Pashley, R.D.; Britton, L.D.; Daimon, Y.T.; Sando, S.F. (1976). "128-bit multicomparator". IEEE Journal of Solid-State Circuits. 11: 692. doi:10.1109/JSSC.1976.1050799.
- 6. Suzuoki, M.; Kutaragi, K.; Hiroi, T.; Magoshi, H.; Okamoto, S.; Oka, M.; Ohba, A.; Yamamoto, Y.; Furuhashi, M.; Tanaka, M.; Yutaka, T.; Okada, T.; Nagamatsu, M.; Urakawa, Y.; Funyu, M.; Kunimatsu, A.; Goto, H.; Hashimoto, K.; Ide, N.; Murakami, H.; Ohtaguro, Y.; Aono, A. (1999). "A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2 decoder". IEEE Journal of Solid-State Circuits. 34 (11): 1608. doi:10.1109/4.799870.
 - <u>v</u>
 - .
 - 6

Processor technologies

- Turing machine
 - Universal
 - Post–Turing
 - Quantum
- Belt machine
- Stack machine
- Finite-state machine
 - with datapath
 - Hierarchical
 - Oueue automaton
- Register machines
 - Counter
 - Pointer
 - Random-access
 - Random-access stored program

Architecture

Models

- Von Neumann
- Harvard
 - modified

- <u>Dataflow</u>
- <u>Transport-triggered</u>
- <u>Cellular</u>
- Endianness
- Memory access
 - NUMA
 - HUMA
 - Load/store
 - Register/memory
- Cache hierarchy
- Memory hierarchy
 - <u>Virtual memory</u>
 - Secondary storage
- <u>Heterogeneous</u>
- Fabric
- Multiprocessing
- Cognitive
- Neuromorphic
 - CISC
 - RISC
 - Application-specific
 - EDGE
 - TRIPS

• EPIC

VLIW

Types

- MISC
- OISC
- NISC
- ZISC
- comparison
- <u>on set</u>

Instruction set architectures

- addressing modes
- <u>x86</u>
- <u>ARM</u>
- MIPS
- Power
 - <u>PowerPC</u>
- SPARC
- <u>Itanium</u>
- <u>Unicore</u>
- MicroBlaze
- RISC-V
- <u>others</u>

Pipeline stall

- **Execution Instruction pipelining**
- Operand forwarding
- Classic RISC pipeline

- Data dependency
- Structural
- **Hazards**
- Control
- False sharing
- <u>Tomasulo algorithm</u>
 - Reservation station
- Out-of-order
- Re-order buffer
- Register renaming
- Branch prediction
- **Speculative**
- Memory dependence prediction
- <u>Bit</u>
- Bit-serial
- Word
- <u>Instruction</u>
- Pipelining
 - <u>Scalar</u>
 - <u>Superscalar</u>
- **Level** Task
 - Thread
 - Process
 - <u>Data</u>
 - <u>Vector</u>
 - Memory
 - Distributed

Parallelism

- Temporal
- <u>Simultaneous</u>
 - Hyperthreading
- **Multithreading**
- Speculative
- <u>Preemptive</u>
- Cooperative
- SISD
- <u>SIMD</u>
 - SWAR
- Flynn's taxonomy
- <u>SIMT</u><u>MISD</u>
- MIMD
 - SPMD

- **Processor**
- Transistor count
- **Performance**
- <u>Instructions per cycle</u> (IPC)
 - Cycles per instruction (CPI)
- <u>Instructions per second</u> (IPS)

- Floating-point operations per second (FLOPS)
- Transactions per second (TPS)
- Synaptic updates per second (SUPS)
- Performance per watt (PPW)
- Cache performance metrics
- Computer performance by orders of magnitude
- Central processing unit (CPU)
- Graphics processing unit (GPU)
 - GPGPU
- Vector
- Barrel
- Stream
- Coprocessor
- ASIC
- FPGA
- CPLD

By application

Systems

on Chip

Hardware

accelerators

- Multi-chip module (MCM)
- System in package (SiP)
 - Microprocessor
 - **Microcontroller**

 - Mobile
 - Notebook
 - <u>Ultra-low-voltage</u>
 - ASIP
 - System-on-Chip (SoC)
 - Multiprocessor (MPSoC)
 - Programmable (PSoC)
 - Network-on-Chip (NoC)
 - AI accelerator
 - <u>Vision processing unit</u> (VPU)
 - Physics processing unit (PPU)
 - <u>Digital signal processor</u> (DSP)
 - Tensor processing unit (TPU)
 - <u>Secure cryptoprocessor</u>
 - Network processor
 - Baseband processor

Word size

- <u>1-bit</u>
- 2-bit
- 4-bit
- 8-bit
- <u>16-bit</u>
- 32-bit

Types

- <u>48-bit</u>
- 64-bit
- 128-bit
- <u>256-bit</u>
- 512-bit
- others
 - <u>variable</u>
- Single-core
- Multi-core
- **Core count**
- Manycore
- Heterogeneous architecture
- <u>Core</u>
- <u>Cache</u>
 - CPU cache
 - replacement policies
 - coherence
- <u>Bus</u>
- Clock rate
- FIFO
- Arithmetic logic unt (ALU)
- Address generation unit (AGU)
- Floating-point unit (FPU)
- **Functional units**
- Memory management unit
 - Load–store unit
 - Translation lookaside buffer (TLB)

Components

- Combinational
- <u>Sequential</u>
- Glue
- Logic
- Logic Gate
 - Quantum
 - Array
- Processor register
- Register file
- Registers
- Memory buffer
- Program counter
- Stack

Control unit

- Instruction unit
- Data buffer
- Write buffer
- Microcode ROM

- Counter
- <u>Multiplexer</u>
- <u>Demultiplexer</u>
- <u>Adder</u>
- Multiplier
 - CPU
- **Datapath**
- Binary decoder
 - Address decoder
 - Sum addressed decoder
- Barrel shifter
- Integrated circuit
 - <u>3D</u>
 - Mixed signal
 - Power management
- **Circuitry**
- Boolean
 - **Digital**
- Analog
- Quantum
- Switch
- PMU
- <u>APM</u>
- ACPI
- Power management
- Dynamic frequency scaling
- Dynamic voltage scaling
- Clock gating
- Performance per watt (PPW)
- History of general-purpose CPUs
- Microprocessor chronology
- Related
- Processor design
- <u>Digital electronics</u>
- Hardware security module

Categories:

• Data unit

Navigation menu

- Not logged in
- <u>Talk</u>
- Contributions
- Create account
- Log in
- Article
- Talk
- Read
- Edit
- <u>View history</u>

Search

- Main page
- Contents
- Featured content
- Current events
- Random article
- Donate to Wikipedia
- Wikipedia store

Interaction

- <u>Help</u>
- About Wikipedia
- Community portal
- Recent changes
- Contact page

Tools

- What links here
- Related changes
- <u>Upload file</u>
- Special pages
- Permanent link

- Page information
- Wikidata item
- Cite this page

Print/export

- Create a book
- Download as PDF
- Printable version

Languages

- العربية •
- <u>Español</u>
- Français
- 한국어
- <u>Italiano</u>
- Bahasa Melayu
- Português
- Русский

Edit links

- This page was last edited on 26 December 2018, at 14:53 (UTC).
- Text is available under the <u>Creative Commons Attribution-ShareAlike License</u>; additional terms may apply. By using this site, you agree to the <u>Terms of Use</u> and <u>Privacy Policy</u>. Wikipedia® is a registered trademark of the <u>Wikimedia Foundation</u>, <u>Inc.</u>, a non-profit organization.
- Privacy policy
- About Wikipedia
- <u>Disclaimers</u>
- Contact Wikipedia
- <u>Developers</u>
- Cookie statement
- Mobile view



