

# 128-bit

From Wikipedia, the free encyclopedia

[Jump to navigation](#) [Jump to search](#)

Computer architecture bit widths	
Bit	<ul style="list-style-type: none"><li>• <u>1</u></li><li>• <u>2</u></li><li>• <u>4</u></li><li>• <u>8</u></li><li>• <u>12</u></li><li>• <u>16</u></li><li>• <u>18</u></li><li>• <u>24</u></li><li>• <u>26</u></li><li>• <u>31</u></li><li>• <u>32</u></li><li>• <u>36</u></li><li>• <u>48</u></li><li>• <u>60</u></li><li>• <u>64</u></li><li>• 128</li><li>• <u>256</u></li><li>• <u>512</u></li></ul>
Application	<ul style="list-style-type: none"><li>• <u>8</u></li><li>• <u>16</u></li><li>• <u>32</u></li><li>• <u>64</u></li></ul>
Binary floating-point precision	
	<ul style="list-style-type: none"><li>• <u>16</u></li><li>• <u>32</u></li><li>• 40</li></ul>

- [64](#)
- [80](#)
- [128](#)
- [256](#)

- [×1/2](#)
- [×1](#)
- [×2](#)
- [×4](#)
- [×8](#)

#### Decimal floating-point precision

- [32](#)
- [64](#)
- [128](#)

- [v](#)
- [t](#)
- [e](#)

In [computer architecture](#), **128-bit integers**, [memory addresses](#), or other [data](#) units are those that are 128 [bits](#) (16 octets) wide. Also, 128-bit [CPU](#) and [ALU](#) architectures are those that are based on [registers](#), [address buses](#), or [data buses](#) of that size.

While there are currently no mainstream general-purpose processors built to operate on **128-bit integers** or addresses, a number of processors do have specialized ways to operate on 128-bit chunks of data. The [IBM System/370](#) could be considered the first simple 128-bit computer, as it used 128-bit [floating-point](#) registers. Most modern CPUs feature [single-instruction multiple-data](#) (SIMD) instruction sets ([Streaming SIMD Extensions](#), [AltiVec](#) etc.) where 128-bit vector registers are used to store several smaller numbers, such as four 32-bit floating-point numbers. A single instruction can then operate on all these values in parallel. However, these processors do not operate on individual numbers that are 128 binary digits in length; only their [registers](#) have the size of 128 bits.

The DEC [VAX](#) supported operations on 128-bit integer ('O' or octaword) and 128-bit floating-point ('H-float' or HFLOAT) datatypes. Support for such operations was an upgrade option rather than being a standard feature. Since the VAX's registers were 32 bits wide, a 128-bit operation used four consecutive registers or four longwords in memory.

The [ICL 2900 Series](#) provided a 128-bit accumulator, and its instruction set included 128-bit floating-point and [packed decimal](#) arithmetic.

In the same way that compilers emulate e.g. 64-bit integer arithmetic on architectures with register sizes less than 64 bits, some compilers also support 128-bit integer arithmetic. For example, the [GCC C compiler](#) 4.6 and later has a 128-bit integer type `__int128` for some architectures.<sup>[1]</sup> For the [C programming language](#), this is a compiler-specific extension, as [C11](#) itself does not guarantee support for 128-bit integers.

A 128-bit register can store  $2^{128}$  (over  $3.40 \times 10^{38}$ ) different values. The range of [integer](#) values that can be stored in 128 bits depends on the [integer representation](#) used. With the two most common representations, the range is 0 through 340,282,366,920,938,463,463,374,607,431,768,211,455 ( $2^{128} - 1$ ) for representation as an ([unsigned](#)) [binary number](#), and -170,141,183,460,469,231,731,687,303,715,884,105,728 ( $-2^{127}$ ) through 170,141,183,460,469,231,731,687,303,715,884,105,727 ( $2^{127} - 1$ ) for representation as [two's complement](#).

## Uses

- The [free software](#) used to implement [RISC-V architecture](#) is defined for 32, 64 and 128 bits of integer data width.
- [Universally Unique Identifiers](#) (UUID) consist of a 128-bit value.
- [IPv6](#) routes computer network traffic amongst a 128-bit range of addresses.
- [ZFS](#) is a 128-bit file system.
- [GPU](#) chips commonly move data across a 128-bit bus.[\[2\]](#)
- 128 bits is a common [key size](#) for [symmetric ciphers](#) and a common block size for [block ciphers](#) in [cryptography](#).
- 128-bit processors could be used for addressing directly up to  $2^{128}$  (over  $3.40 \times 10^{38}$ ) bytes, which would greatly exceed the total data stored on Earth as of 2010, which has been estimated to be around 1.2 [zettabytes](#) ( $1.42 \times 10^{21}$  bytes).[\[3\]](#)
- [Quadruple precision](#) (128-bit) [floating-point](#) numbers can store 64-bit [fixed point](#) numbers or [integers](#) accurately without losing [precision](#).
- The [AS/400](#) virtual instruction set defines all pointers as 128-bit. This gets translated to the hardware's real instruction set as required, allowing the underlying hardware to change without needing to recompile the software. Past hardware was 48-bit [CISC](#), while current hardware is 64-bit [PowerPC](#). Because pointers are defined to be 128-bit, future hardware may be 128-bit without software incompatibility.
- Increasing the word size can speed up [multiple precision](#) mathematical libraries. Applications include [cryptography](#), and potentially speed up algorithms used in complex mathematical processing ([numerical analysis](#), [signal processing](#), complex [photo editing](#) and [audio](#) and [video processing](#)).
- [MD5](#) algorithm is a widely used hash function producing a 128-bit hash value.
- [Apache Avro](#) uses a 128-bit random number as synchronization marker for efficient splitting of data files.[\[4\]](#)

## History

A 128-bit [multicomparator](#) was described by researchers in 1976.[\[5\]](#)

A CPU with 128-bit multimedia extensions was designed by researchers in 1999.[\[6\]](#)

# References

1.

- ["GCC 4.6 Release Series - Changes, New Features, and Fixes"](#). Retrieved 25 July 2016.
  - Don Woligroski (July 2006). ["The Graphics Processor"](#). tomshardware.com. Retrieved 24 February 2013.
  - Rich Miller (May 2010). ["Digital Universe nears a Zettabyte"](#). The Guardian. datacenterknowledge.com. Retrieved 16 September 2010.
  - ["Compression Formats and Delimiter Sequences"](#). Stack Overflow. Retrieved 20 June 2018.
  - Mead, C.A.; Pashley, R.D.; Britton, L.D.; Daimon, Y.T.; Sando, S.F. (1976). ["128-bit multicomparator"](#). IEEE Journal of Solid-State Circuits. **11**: 692. doi:[10.1109/JSSC.1976.1050799](#).
6. Suzuoki, M.; Kutaragi, K.; Hiroi, T.; Magoshi, H.; Okamoto, S.; Oka, M.; Ohba, A.; Yamamoto, Y.; Furuhashi, M.; Tanaka, M.; Yutaka, T.; Okada, T.; Nagamatsu, M.; Urakawa, Y.; Funyu, M.; Kunitatsu, A.; Goto, H.; Hashimoto, K.; Ide, N.; Murakami, H.; Ohtaguro, Y.; Aono, A. (1999). "A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2 decoder". IEEE Journal of Solid-State Circuits. **34** (11): 1608. doi:[10.1109/4.799870](#).

- [v](#)
- [t](#)
- [e](#)

## Processor technologies

- [Turing machine](#)
  - [Universal](#)
  - [Post-Turing](#)
  - [Quantum](#)
- [Belt machine](#)
- [Stack machine](#)
- [Finite-state machine](#)
  - [with datapath](#)
  - [Hierarchical](#)
  - [Queue automaton](#)
- [Register machines](#)
  - [Counter](#)
  - [Pointer](#)
  - [Random-access](#)
  - [Random-access stored program](#)

## Models

## Architecture

- [Von Neumann](#)
- [Harvard](#)
  - [modified](#)

- [Dataflow](#)
- [Transport-triggered](#)
- [Cellular](#)
- [Endianness](#)
- [Memory access](#)
  - [NUMA](#)
  - [HUMA](#)
  - [Load/store](#)
  - [Register/memory](#)
- [Cache hierarchy](#)
- [Memory hierarchy](#)
  - [Virtual memory](#)
  - [Secondary storage](#)
- [Heterogeneous](#)
- [Fabric](#)
- [Multiprocessing](#)
- [Cognitive](#)
- [Neuromorphic](#)

## Types

- [CISC](#)
- [RISC](#)
- [Application-specific](#)
- [EDGE](#)
  - [TRIPS](#)
- [VLIW](#)
  - [EPIC](#)
- [MISC](#)
- [OISC](#)
- [NISC](#)
- [ZISC](#)
- [comparison](#)
  - [addressing modes](#)

## [Instruction set architectures](#)

- [x86](#)
- [ARM](#)
- [MIPS](#)
- [Power](#)
  - [PowerPC](#)
- [SPARC](#)
- [Itanium](#)
- [Unicore](#)
- [MicroBlaze](#)
- [RISC-V](#)
- [others](#)

## [Execution](#)      [Instruction pipelining](#)

- [Pipeline stall](#)
- [Operand forwarding](#)
- [Classic RISC pipeline](#)

## Hazards

- Data dependency
- Structural
- Control
- False sharing

## Out-of-order

- Tomasulo algorithm
  - Reservation station
  - Re-order buffer
- Register renaming

## Speculative

- Branch prediction
- Memory dependence prediction

## Level

- Bit
  - Bit-serial
  - Word
- Instruction
- Pipelining
  - Scalar
  - Superscalar
- Task
  - Thread
  - Process
- Data
  - Vector
- Memory
- Distributed

## Parallelism

- Temporal
- Simultaneous
  - Hyperthreading

## Multithreading

- Speculative
- Preemptive
- Cooperative

## Flynn's taxonomy

- SISD
- SIMD
  - SWAR
- SIMT
- MISD
- MIMD
  - SPMD

## Processor Performance

- Transistor count
- Instructions per cycle (IPC)
  - Cycles per instruction (CPI)
- Instructions per second (IPS)

<u>Types</u>		<ul style="list-style-type: none"> <li>• <a href="#">Floating-point operations per second</a> (FLOPS)</li> <li>• <a href="#">Transactions per second</a> (TPS)</li> <li>• <a href="#">Synaptic updates per second</a> (SUPS)</li> <li>• <a href="#">Performance per watt</a> (PPW)</li> <li>• <a href="#">Cache performance metrics</a></li> <li>• <a href="#">Computer performance by orders of magnitude</a></li> </ul>
	By application	<ul style="list-style-type: none"> <li>• <a href="#">Central processing unit</a> (CPU)</li> <li>• <a href="#">Graphics processing unit</a> (GPU) <ul style="list-style-type: none"> <li>• <a href="#">GPGPU</a></li> </ul> </li> <li>• <a href="#">Vector</a></li> <li>• <a href="#">Barrel</a></li> <li>• <a href="#">Stream</a></li> <li>• <a href="#">Coprocessor</a></li> <li>• <a href="#">ASIC</a></li> <li>• <a href="#">FPGA</a></li> <li>• <a href="#">CPLD</a></li> <li>• <a href="#">Multi-chip module</a> (MCM)</li> <li>• <a href="#">System in package</a> (SiP)</li> </ul>
	Systems on Chip	<ul style="list-style-type: none"> <li>• <a href="#">Microprocessor</a></li> <li>• <a href="#">Microcontroller</a></li> <li>• <a href="#">Mobile</a></li> <li>• <a href="#">Notebook</a></li> <li>• <a href="#">Ultra-low-voltage</a></li> <li>• <a href="#">ASIP</a></li> </ul>
	<u>Hardware accelerators</u>	<ul style="list-style-type: none"> <li>• <a href="#">System-on-Chip</a> (SoC)</li> <li>• <a href="#">Multiprocessor</a> (MPSoC)</li> <li>• <a href="#">Programmable</a> (PSoC)</li> <li>• <a href="#">Network-on-Chip</a> (NoC)</li> <li>• <a href="#">AI accelerator</a></li> <li>• <a href="#">Vision processing unit</a> (VPU)</li> <li>• <a href="#">Physics processing unit</a> (PPU)</li> <li>• <a href="#">Digital signal processor</a> (DSP)</li> <li>• <a href="#">Tensor processing unit</a> (TPU)</li> <li>• <a href="#">Secure cryptoprocessor</a></li> <li>• <a href="#">Network processor</a></li> <li>• <a href="#">Baseband processor</a></li> </ul>
<u>Word size</u>		<ul style="list-style-type: none"> <li>• <a href="#">1-bit</a></li> <li>• <a href="#">2-bit</a></li> <li>• <a href="#">4-bit</a></li> <li>• <a href="#">8-bit</a></li> <li>• <a href="#">16-bit</a></li> <li>• <a href="#">32-bit</a></li> </ul>

	<ul style="list-style-type: none"> <li>• <a href="#">48-bit</a></li> <li>• <a href="#">64-bit</a></li> <li>• <a href="#">128-bit</a></li> <li>• <a href="#">256-bit</a></li> <li>• <a href="#">512-bit</a></li> <li>• <a href="#">others</a> <ul style="list-style-type: none"> <li>• <a href="#">variable</a></li> </ul> </li> </ul>
<b>Core count</b>	<ul style="list-style-type: none"> <li>• <a href="#">Single-core</a></li> <li>• <a href="#">Multi-core</a></li> <li>• <a href="#">Manycore</a></li> <li>• <a href="#">Heterogeneous architecture</a></li> </ul>
	<ul style="list-style-type: none"> <li>• <a href="#">Core</a></li> <li>• <a href="#">Cache</a> <ul style="list-style-type: none"> <li>• <a href="#">CPU cache</a></li> <li>• <a href="#">replacement policies</a></li> <li>• <a href="#">coherence</a></li> </ul> </li> <li>• <a href="#">Bus</a></li> <li>• <a href="#">Clock rate</a></li> <li>• <a href="#">FIFO</a></li> </ul>
	<ul style="list-style-type: none"> <li>• <a href="#">Arithmetic logic unit</a> (ALU)</li> <li>• <a href="#">Address generation unit</a> (AGU)</li> <li>• <a href="#">Floating-point unit</a> (FPU)</li> <li>• <a href="#">Memory management unit</a> <ul style="list-style-type: none"> <li>• <a href="#">Load-store unit</a></li> <li>• <a href="#">Translation lookaside buffer</a> (TLB)</li> </ul> </li> </ul>
<b>Functional units</b>	
<b>Components</b>	<ul style="list-style-type: none"> <li>• <a href="#">Combinational</a></li> <li>• <a href="#">Sequential</a></li> <li>• <a href="#">Glue</a></li> <li>• <a href="#">Logic Gate</a> <ul style="list-style-type: none"> <li>• <a href="#">Quantum</a></li> <li>• <a href="#">Array</a></li> </ul> </li> </ul>
<b>Logic</b>	
	<ul style="list-style-type: none"> <li>• <a href="#">Processor register</a></li> <li>• <a href="#">Register file</a></li> <li>• <a href="#">Memory buffer</a></li> <li>• <a href="#">Program counter</a></li> <li>• <a href="#">Stack</a></li> </ul>
<b>Registers</b>	
<b>Control unit</b>	<ul style="list-style-type: none"> <li>• <a href="#">Instruction unit</a></li> <li>• <a href="#">Data buffer</a></li> <li>• <a href="#">Write buffer</a></li> <li>• <a href="#">Microcode ROM</a></li> </ul>



- [Counter](#)
- [Multiplexer](#)
- [Demultiplexer](#)
- [Adder](#)
- [Multiplier](#)
  - [CPU](#)
- [Binary decoder](#)
  - [Address decoder](#)
  - [Sum addressed decoder](#)
- [Barrel shifter](#)
- [Integrated circuit](#)
  - [3D](#)
  - [Mixed signal](#)
  - [Power management](#)
- [Boolean](#)
- [Digital](#)
- [Analog](#)
- [Quantum](#)
- [Switch](#)

## **Datapath**

## **Circuitry**

## **Power management**

- [PMU](#)
- [APM](#)
- [ACPI](#)
- [Dynamic frequency scaling](#)
- [Dynamic voltage scaling](#)
- [Clock gating](#)
- [Performance per watt \(PPW\)](#)

## **Related**

- [History of general-purpose CPUs](#)
- [Microprocessor chronology](#)
- [Processor design](#)
- [Digital electronics](#)
- [Hardware security module](#)

## Categories:

- [Data unit](#)

## **Navigation menu**

- [Not logged in](#)
- [Talk](#)
- [Contributions](#)
- [Create account](#)
- [Log in](#)

- [Article](#)
- [Talk](#)

- [Read](#)
- [Edit](#)
- [View history](#)

## Search

- [Main page](#)
- [Contents](#)
- [Featured content](#)
- [Current events](#)
- [Random article](#)
- [Donate to Wikipedia](#)
- [Wikipedia store](#)

## Interaction

- [Help](#)
- [About Wikipedia](#)
- [Community portal](#)
- [Recent changes](#)
- [Contact page](#)

## Tools

- [What links here](#)
- [Related changes](#)
- [Upload file](#)
- [Special pages](#)
- [Permanent link](#)

- [Page information](#)
- [Wikidata item](#)
- [Cite this page](#)

## Print/export

- [Create a book](#)
- [Download as PDF](#)
- [Printable version](#)

## Languages

- [العربية](#)
- [Español](#)
- [Français](#)
- [한국어](#)
- [Italiano](#)
- [Bahasa Melayu](#)
- [Português](#)
- [Русский](#)
- [中文](#)

## [Edit links](#)

- This page was last edited on 26 December 2018, at 14:53 (UTC).
- Text is available under the [Creative Commons Attribution-ShareAlike License](#); additional terms may apply. By using this site, you agree to the [Terms of Use](#) and [Privacy Policy](#). Wikipedia® is a registered trademark of the [Wikimedia Foundation, Inc.](#), a non-profit organization.

- [Privacy policy](#)
- [About Wikipedia](#)
- [Disclaimers](#)
- [Contact Wikipedia](#)
- [Developers](#)
- [Cookie statement](#)
- [Mobile view](#)



