

Instruction		Effect	Description
pushq	$S$	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq	$D$	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

**Figure 3.8** Push and pop instructions.

Instruction		Effect	Description
leaq	$S, D$	$D \leftarrow \&S$	Load effective address
INC	$D$	$D \leftarrow D+1$	Increment
DEC	$D$	$D \leftarrow D-1$	Decrement
NEG	$D$	$D \leftarrow -D$	Negate
NOT	$D$	$D \leftarrow \sim D$	Complement
ADD	$S, D$	$D \leftarrow D + S$	Add
SUB	$S, D$	$D \leftarrow D - S$	Subtract
IMUL	$S, D$	$D \leftarrow D * S$	Multiply
XOR	$S, D$	$D \leftarrow D \wedge S$	Exclusive-or
OR	$S, D$	$D \leftarrow D   S$	Or
AND	$S, D$	$D \leftarrow D \& S$	And
SAL	$k, D$	$D \leftarrow D \ll k$	Left shift
SHL	$k, D$	$D \leftarrow D \ll k$	Left shift (same as SAL)
SAR	$k, D$	$D \leftarrow D \gg_A k$	Arithmetic right shift
SHR	$k, D$	$D \leftarrow D \gg_L k$	Logical right shift

**Figure 3.10 Integer arithmetic operations.** The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation  $\gg_A$  and  $\gg_L$  to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Instruction		Effect	Description
imulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
mulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
cqto		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
idivq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
divq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

**Figure 3.12 Special arithmetic operations.** These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers `%rdx` and `%rax` are viewed as forming a single 128-bit oct word.

CF: Carry flag. The most recent operation generated a carry out of the most significant bit. Used to detect overflow for unsigned operations.

ZF: Zero flag. The most recent operation yielded zero.

SF: Sign flag. The most recent operation yielded a negative value.

OF: Overflow flag. The most recent operation caused a two's-complement overflow—either negative or positive.

Instruction		Based on	Description
CMP	$S_1, S_2$	$S_2 - S_1$	Compare
	cmpb		Compare byte
	cmpw		Compare word
	cmpd		Compare double word
	cmpq		Compare quad word
TEST	$S_1, S_2$	$S_1 \& S_2$	Test
	testb		Test byte
	testw		Test word
	testd		Test double word
	testq		Test quad word

**Figure 3.13 Comparison and test instructions.** These instructions set the condition codes without updating any other registers.

Instruction		Synonym	Effect	Set condition
sete	$D$	setz	$D \leftarrow \text{ZF}$	Equal / zero
setne	$D$	setnz	$D \leftarrow \sim \text{ZF}$	Not equal / not zero
sets	$D$		$D \leftarrow \text{SF}$	Negative
setns	$D$		$D \leftarrow \sim \text{SF}$	Nonnegative
setg	$D$	setnle	$D \leftarrow \sim (\text{SF} \wedge \text{OF}) \ \& \ \sim \text{ZF}$	Greater (signed >)
setge	$D$	setnl	$D \leftarrow \sim (\text{SF} \wedge \text{OF})$	Greater or equal (signed >=)
setl	$D$	setnge	$D \leftarrow \text{SF} \wedge \text{OF}$	Less (signed <)
setle	$D$	setng	$D \leftarrow (\text{SF} \wedge \text{OF}) \mid \text{ZF}$	Less or equal (signed <=)
seta	$D$	setnbe	$D \leftarrow \sim \text{CF} \ \& \ \sim \text{ZF}$	Above (unsigned >)
setae	$D$	setnb	$D \leftarrow \sim \text{CF}$	Above or equal (unsigned >=)
setb	$D$	setnae	$D \leftarrow \text{CF}$	Below (unsigned <)
setbe	$D$	setna	$D \leftarrow \text{CF} \mid \text{ZF}$	Below or equal (unsigned <=)

**Figure 3.14 The SET instructions.** Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” that is, alternate names for the same machine instruction.




Instruction	Synonym	Jump condition	Description
jmp <i>Label</i>		1	Direct jump
jmp <i>*Operand</i>		1	Indirect jump
je <i>Label</i>	jz	ZF	Equal / zero
jne <i>Label</i>	jnz	~ZF	Not equal / not zero
js <i>Label</i>		SF	Negative
jns <i>Label</i>		~SF	Nonnegative
jg <i>Label</i>	jnl	~(SF ^ OF) & ~ZF	Greater (signed >)
jge <i>Label</i>	jnl	~(SF ^ OF)	Greater or equal (signed >=)
jl <i>Label</i>	jnge	SF ^ OF	Less (signed <)
jle <i>Label</i>	jng	(SF ^ OF)   ZF	Less or equal (signed <=)
ja <i>Label</i>	jnbe	~CF & ~ZF	Above (unsigned >)
jae <i>Label</i>	jnb	~CF	Above or equal (unsigned >=)
jb <i>Label</i>	jnae	CF	Below (unsigned <)
jbe <i>Label</i>	jna	CF   ZF	Below or equal (unsigned <=)

**Figure 3.15 The jump instructions.** These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.


Instruction		Synonym	Move condition	Description
<code>cmove</code>	$S, R$	<code>cmovz</code>	ZF	Equal / zero
<code>cmovne</code>	$S, R$	<code>cmovnz</code>	$\sim$ ZF	Not equal / not zero
<code>cmovs</code>	$S, R$		SF	Negative
<code>cmovns</code>	$S, R$		$\sim$ SF	Nonnegative
<code>cmovg</code>	$S, R$	<code>cmovnl</code>	$\sim(SF \wedge OF) \ \& \ \sim ZF$	Greater (signed $>$ )
<code>cmovge</code>	$S, R$	<code>cmovnl</code>	$\sim(SF \wedge OF)$	Greater or equal (signed $\geq$ )
<code>cmovl</code>	$S, R$	<code>cmovnge</code>	$SF \wedge OF$	Less (signed $<$ )
<code>cmovle</code>	$S, R$	<code>cmovng</code>	$(SF \wedge OF) \mid ZF$	Less or equal (signed $\leq$ )
<code>cmova</code>	$S, R$	<code>cmovnbe</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned $>$ )
<code>cmovae</code>	$S, R$	<code>cmovnb</code>	$\sim CF$	Above or equal (Unsigned $\geq$ )
<code>cmovb</code>	$S, R$	<code>cmovnae</code>	CF	Below (unsigned $<$ )
<code>cmovbe</code>	$S, R$	<code>cmovna</code>	$CF \mid ZF$	Below or equal (unsigned $\leq$ )


**Figure 3.18** The conditional move instructions. These instructions copy the source value  $S$  to its destination  $R$  when the move condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.





CPU





**Figure 1.9** An example of a memory hierarchy.

C data type	Minimum	Maximum
[signed] char	−128	127
unsigned char	0	255
short	−32,768	32,767
unsigned short	0	65,535
int	−2,147,483,648	2,147,483,647
unsigned	0	4,294,967,295
long	−9,223,372,036,854,775,808	9,223,372,036,854,775,807
unsigned long	0	18,446,744,073,709,551,615
int32_t	−2,147,483,648	2,147,483,647
uint32_t	0	4,294,967,295
int64_t	−9,223,372,036,854,775,808	9,223,372,036,854,775,807
uint64_t	0	18,446,744,073,709,551,615

**Figure 2.10** Typical ranges for C integral data types for 64-bit programs.

63	31	15	7	0	
%rax	%eax	%ax	%al		Return value
%rbx	%ebx	%bx	%bl		Callee saved
%rcx	%ecx	%cx	%cl		4th argument
%rdx	%edx	%dx	%dl		3rd argument
%rsi	%esi	%si	%sil		2nd argument
%rdi	%edi	%di	%dil		1st argument
%rbp	%ebp	%bp	%bpl		Callee saved
%rsp	%esp	%sp	%spl		Stack pointer
%r8	%r8d	%r8w	%r8b		5th argument
%r9	%r9d	%r9w	%r9b		6th argument
%r10	%r10d	%r10w	%r10b		Caller saved
%r11	%r11d	%r11w	%r11b		Caller saved
%r12	%r12d	%r12w	%r12b		Callee saved
%r13	%r13d	%r13w	%r13b		Callee saved
%r14	%r14d	%r14w	%r14b		Callee saved
%r15	%r15d	%r15w	%r15b		Callee saved

**Figure 3.2** Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.



Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$(r_a)$	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	$(r_b, r_i)$	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
Memory	$(r_b, r_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

**Figure 3.3 Operand forms.** Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor  $s$  must be either 1, 2, 4, or 8.

Instruction		Effect	Description
MOV	$S, D$	$D \leftarrow S$	Move
movb			Move byte
movw			Move word
movl			Move double word
movq			Move quad word
movabsq	$I, R$	$R \leftarrow I$	Move absolute quad word

**Figure 3.4** Simple data movement instructions.

Instruction	Effect	Description
MOVZ $S, R$	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
movzbw		Move zero-extended byte to word
movzbl		Move zero-extended byte to double word
movzwl		Move zero-extended word to double word
movzbq		Move zero-extended byte to quad word
movzwq		Move zero-extended word to quad word

**Figure 3.5** Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
<code>MOVS <math>S, R</math></code>	$R \leftarrow \text{SignExtend}(S)$	Move with sign extension
<code>movsbw</code>		Move sign-extended byte to word
<code>movsbl</code>		Move sign-extended byte to double word
<code>movswl</code>		Move sign-extended word to double word
<code>movsbq</code>		Move sign-extended byte to quad word
<code>movswq</code>		Move sign-extended word to quad word
<code>movslq</code>		Move sign-extended double word to quad word
<code>cvtq</code>	$\%rax \leftarrow \text{SignExtend}(\%eax)$	Sign-extend <code>%eax</code> to <code>%rax</code>

**Figure 3.6 Sign-extending data movement instructions.** The `MOVS` instructions have a register or memory location as the source and a register as the destination. The `cvtq` instruction is specific to registers `%eax` and `%rax`.