ECSE-323 Digital System Design

Lab #1 – Using the Altera Quartus II and ModelSim Software Fall 2016

ECSE 323 F2016

Introduction

In this lab you will learn the basics of the *Altera Quartus II* FPGA design software through following a step-by-step tutorial, and use it to design two simple combinational logic circuits. You will also learn the basics of digital simulation using the *ModelSim* simulation program.

Learning Outcomes

After completing this lab you should know how to:

- Startup the Altera Quartus II software
- Create the framework for a new project
- Layout a schematic block/gate diagram of a logic circuit
- Write a VHDL description of a logic circuit
- Do functional simulation of a circuit using ModelSim

Table of Contents

This lab consists of the following stages:

- 1. Introduction
- 2. Startup and creation of the project framework
- 3. Creating a schematic diagram design file
- 4. Simulation of the Project using ModelSim
- 5. Exhaustive Testing of the Project using ModelSim
- 6. Design of a 5:26 Decoder Circuit
- 7. Simulation of the decoder circuit
- 8. Writeup the Lab Report
- 9. Submit the Lab Report to myCourses

1. Introduction

The lab portion of the course consists of 5 parts, each two weeks long. The bulk of the work will be done using the Altera Quartus II software running on the computers in the lab. Throughout the 5 lab experiments, you will develop all of the building blocks for the system, and integrate them into a complete user-friendly system, using an FPGA development board.



Each lab will have a number of items that the lab groups must demonstrate to a TA. The TA will then sign the appropriate entry on the lab grade sheet (the grade sheet can be found at the end of the lab description, and should be printed out). Items that needed to be demonstrated to the TAs are indicated in the lab description with the pencil-paper-checkmark icon. Once you have obtained all the necessary signatures on the grade-sheet, give it to one of the TAs, who will then pass it on to the course instructor for recording the grade.

After each lab each group must submit, electronically, a lab report to the course myCourses web site. This report will generally describe the circuits designed during the lab.

2. Startup and creation of the project framework


In this course you will be using commercial FPGA design software, the Altera *Quartus II* program and the Mentor Graphics *ModelSim* simulation program.

The Quartus II and ModelSim programs are installed on the computers in the lab. You can also obtain a slightly restricted version from the Altera web site. The program restrictions will not affect any designs you will be doing in the course, so you can install the program on your personal computer, so that you can work on your project outside of the lab. You should use version **13.0sp1** of the program, as this is the latest version that supports the prototyping board (the DE1) that you will be using in the lab.

The purpose of this first lab is to familiarize yourself with the Quartus program, by going through a step-by-step tutorial on its use. You will use it to develop two simple circuits.

To begin, start the *Quartus II* program by either by selecting the program in the Windows Start menu or double-clicking on the desktop shortcut icon (if one exists).







ECSE 323 F2016


The Altera *Quartus II* program employs a *project-based approach*. The goal of a Quartus project is to develop a hardware implementation of a specific function, targeted to an FPGA (*Field Programmable Gate Array*) device.


Typically, the project will involve a (large) number of different circuits, each designed individually, or taken from circuit libraries. Project management is therefore important. The Quartus II program aids in the project management by providing a project framework, that keeps track of the various components of the project, including *design files* (such as schematic block diagrams or VHDL descriptions), *simulation files*, *compilation reports*, *FPGA configuration or programming files*, project specific program settings and assignments, and many others.


The first step in designing a system using the Quartus II approach is therefore to create the project framework. The program simplifies this by providing a "Wizard" which guides you through a step-by-step setting of the most important options.

















Finish

Cancel

Help

Next >

3. Creating a schematic diagram design file

To get some practice with Quartus, you will start by designing a simple *6-bit comparator* circuit, which you should name *gNN_comp6* (where, as with the project name, NN is to be replaced with the group number).

The gNN_comp6 circuit has two 6-bit inputs, **A** and **B**, and a single 1-bit output, **AeqB**. The output is to be high when the two inputs have exactly the same values, and be low otherwise.

The boolean equation for the output in terms of the input is easy to derive, and is:

```
AeqB = (A(5) \times B(5)) and (A(4) \times B(4)) and (A(3) \times B(3))
and (A(2) \times B(2))
and (A(1) \times B(1)) and (A(0) \times B(0))
```

Verify for yourself that this boolean equation does in fact represent the desired function.


In this course, you will learn two methods for describing circuits in Quartus to be implemented on an FPGA:


- gate-level schematic diagrams
- VHDL descriptions.


Schematic diagrams are graphical descriptions of the circuit, while VHDL uses textual descriptions. For most of the designs in the course you will use VHDL, but schematic entry is often useful for making the top level designs.

In this lab you will learn how to describe a circuit via a schematic diagram. You will learn how to describe circuits with VHDL in the second part of the lab.


Let us now create a schematic diagram *design file* for the 6-bit comparator. Start by opening a new block diagram window.








You will want to add an XNOR gate symbol to your schematic. This can be done in two ways. The first way is to expand the library directory to the primitives/logic directory and then scroll down to the xnor item and select it.




After clicking on OK in the Symbol window, a floating image of an XNOR gate will appear in the schematic window. As you move the mouse, the symbol will follow. Position the symbol where you would like it to be and left-click the mouse. The symbol will now be placed onto the schematic.

Your schematic should now look something like the figure below:



Your design for the 6-bit comparator requires six instances of the XNOR gate. You could repeat the symbol search process five more times, but there is an easier, faster way to enter the other five XNOR gates.


The faster way is to use *copy-and-paste*. To *copy* a symbol, left-click on it, to select the symbol, and then press **Control-c** on the computer keyboard. Then left-click the mouse with the cursor positioned at the location where you want the new symbol instance to be placed. Then press **Control-v** on the computer keyboard to *paste* the symbol at this location.




Do this copy-and-paste twice, to end up with 3 XNOR gates arranged as shown. Then select the group of three and repeat the copy-and-paste, to leave 6 XNOR gates.

You need to AND together the outputs of the 6 XNOR gates. This can be done with two 3-input AND gates and one 2-input AND gate.

Search the primitive symbol library for the appropriate gates and instantiate them.



Before connecting the gates, you should enter the input and output ports. This is done by instantiating symbols named "*input*" and "*output*". We need 2 input ports and 1 output port.



You now need to *connect* all of the gates together and hook them up to the input and output ports.


There are two ways that you can connect nodes in the schematic:

- 1. Drawing *wires* between two nodes using the *orthogonal node tool*.
- 2. Giving two different nodes the same *name* or *label*.


The first approach is best when making short connections between neighboring symbols, or when you want to make it immediately obvious from looking at the schematic that two nodes are connected.

The second approach is the most convenient way of connecting busses (which are collections of individual nodes or wires). The software assumes that two nodes with the same name are electrically connected.

To draw *wires* between two nodes using the *orthogonal node tool* first select the tool from the toolbar to the left of the window. This tool allows to draw wires which run horizontally or vertically. When this tool is selected, the cursor changes into a crosshair. To draw a wire, position the cursor over the place where you want the wire to begin, and left-click the mouse. Then, while holding the mouse button down, drag the cursor to the place where you want the wire to end, then release.



Practice drawing lots of wires between various places. You can delete a wire by selecting the "Selection and Smart Drawing Tool" (the arrow shaped icon), clicking on the wire to select it, and then pressing the Delete key. You can move symbols by selecting them (with the arrow tool) and dragging them to the desired location.



Drag the output pin symbol to the right of the 2-input AND gate, and wire up the AND gates to the outputs of the XNOR gates. Don't wire up the inputs of the XNOR gates, instead, we will connect these using node naming.

You can connect nodes without explicitly drawing in wires to connect them, by giving each node the same name.


In order to use node naming as a connection technique, you must give names, or labels, to the nodes to be connected. Begin by naming the input busses. To do this, double-left-click on the left-most part of one of the input symbol. This should highlight the input name (this can be a bit tricky, so get the TA to help if you can't manage to select the name field). You can also set the name by right-clicking on the symbol and selecting the "*Properties*" menu item, and filling in the name field there.

Name the inputs as A[5..0] and B[5..0]. Also name the output as AeqB.

The name A[5..0] means that A is a bus with 6 wires, having indices of 5,4,...,0. The node named A[5] corresponds to the Most-Significant-Bit (MSB) of A, and A[0] to the Least-Significant-Bit (LSB) of A.


Use node naming to connect the XNOR gates to the input symbols. To do this, connect short wires to the XNOR input points, as shown in the figure to the right. Now, immediately after drawing a wire, type in the desired name. You can also select the wire later and type in the name then, or select the wire and right-click and select Properties and change the name in the Properties dialog box.

Since you have given the wire connected to the first input of the top XNOR gate the name A[0], it will automatically be connected to the LSB of the input symbol named A[5..0]



You should now save the design, using the "Save As" item in the File menu. Actually, you can do this at any time, and it is a good habit to save regularly - just in case.


Call your file "gNN_comp6.bdf" where NN is replaced by your group number.



Make sure that the "Add file to current project" box is selected.

So that the circuit gNN_comp6 can be used as a component in other circuits, we need to create a *symbol* for it. This is done by selecting the "*Create/Update*" menu item in the "*File*" menu, and then selecting the "*Create Symbol Files for Current File*" menu item.


A window will popup asking for the filename. Just use the one it suggests, which will be gNN_comp6.bsf and click SAVE. Another window will popup saying that the block symbol file was created. Click on OK.



This completes the entry of the schematic for the g00_comp6 circuit. Show your schematic to the TA and have him or her sign your grade sheet.




Open a new block diagram file, and insert an instance of your gNN_comp6 block. Note that this block now appears in the Libraries list, under the folder "Project".



Add some inputs and outputs and connect them using bus Naming, as shown in the figure below.

Save the file as "*gNN_lab1.bdf*" (the name of this file should be the same as the name you gave to your project when you ran the New Project Wizard at the beginning of the lab).



This is somewhat pointless, since we could have made the g00_comp6 the top level entity. But, typically, the top level entity will contain many different modules connected together to implement the overall system. So this example serves to show how to insert modules you designed into a schematic.

Note that in capturing this schematic screenshot, I turned off the background dots. You should do the same whenever capturing a screenshot for your reports.

To do this, select the View toolbar item and uncheck the "Show Guidelines" entry.

TIME CHECK

You should be at least this far at the end of your *first* 2-hour lab period.

4. Simulation of the Project using ModelSim

Once you have your circuit described in a schematic diagram (or, in later labs, in a VHDL description) you should simulate it.

The purpose of simulation is generally two-fold:

- 1. To determine if the circuit performs the desired function
- 2. To determine if timing constraints are met

In the first case, we are only interested in the functionality of our implementation. We do not care about propagation delays and other timing issues. Because of this, we do not have to map our design to a target hardware. This type of simulation is called *functional simulation*. This is the type of simulation we will learn about in this lab.


The other form of simulation is called timing simulation. It requires that the design be mapped onto a target device, such as an FPGA. Based on the model of the device, the simulator can predict propagation delays, and provide a simulation that takes these into account. Thus, the timing simulation may produce results that are quite different from the purely functional simulation.

In this course, we will be using the *Modelsim* simulation software, created by the company Mentor Graphics (actually we will use a version of it specific to Quartus, called Modelsim-Altera).

The Modelsim software operates on an Hardware Description Language (HDL) description of the circuit to be simulated, written either in VHDL, Verilog, or System-Verilog. **You will use VHDL**.

Modelsim doesn't understand schematic diagrams, so you need to convert your schematic diagram to an HDL description. You could just write the VHDL description directly, but you already have a schematic so it would be nice if you could use that. Fortunately, Quartus has a built-in capability of converting schematic diagrams to a VHDL description, so you can use that to convert your comparator schematic to VHDL.

In future labs, you will just write everything in VHDL right from the start, so there will be no need for schematic conversions.



Go back and display the schematic capture window for your comparator circuit.

To convert this schematic to a VHDL description that the simulator can use, select FILE/Create/Update/Create HDL Design File from Current File.

This will do the conversion, and create a file named gNN comp6.vhd


Open it in the Quartus editor and take a look at how it describes the circuit

Repeat the conversion process for the top level schematic gNN_lab1 to generate the vhdl file gNN_lab1.vhd

Take a look at this vhdl file. You will see that it is mainly a component instantiation.


Show the VHDL file to the TA.

Double-click on the ModelSim desktop icon to startup the ModelSim program. A window similar to the one shown below will appear.




Select FILE/New/Project and, in the window that pops up, give the project the name "gNN lab1"

Click OK.




Another dialog box will appear, allowing you to add files to the project. Click on "Add Existing File" and select the two VHDL files that were generated earlier (gNN_comp6.vhd and gNN_lab1.vhd). You can also add files later.

The ModelSim window will now show these vhdl files in the Project pane.




In order to simulate the design, ModelSim must analyze the VHDL files, a process known as *compilation*.


The compiled files are stored in a *library*. By default, this is named "work". You can see this library in the "library" pane of the ModelSim window.




The question marks in the Status column in the Project tab indicate that either the files haven't been compiled into the project or the source file has changed since the last compilation. To compile the files, select **Compile > Compile All** or right click in the Project window and select **Compile > Compile All**.




If the compilation is successful, the question marks in the Status column will turn to check marks, and a success message will appear in the Transcript pane.



The compiled vhdl files will now appear in the library "work".



In the library window, double-click on gNN_lab1. This will open up a bunch of windows which will be used in doing the simulation of the gNN_lab1 module.



You are not quite ready to start the simulation yet!

Notice that, in the "Objects" window, the signals A and B (which are the inputs to the gNN_comp6 module) have the value "UUUUUU". This means that all of the inputs are *undefined*. If you ran the simulation now, the outputs would also be undefined.

So you need to have a means of setting the inputs to certain patterns, and of observing the outputs' responses to these inputs.

In Modelsim, this is done by using a special VHDL entity called a *Testbench*.

A testbench is some VHDL code that generates different inputs that will be applied to your circuit so that you can automate the simulation of your circuit and see how its outputs respond to different inputs.

It is important to realize that the testbench is only used in Modelsim for the purposes of simulating your circuit. You will eventually synthesize your circuits into a real hardware chip called an FPGA. However, you will NOT synthesize the testbench into real hardware.


Because of its special purpose (and that it will not be synthesized), the testbench entity is unique in that it has NO inputs or outputs, and uses some special statements that are only used in test benches. These special statements are not used when describing circuits that you will later *synthesize* to a FPGA.

The testbench contains a single *component instantiation statement* that inserts the module to be tested (in this case the gNN_lab1 module), as well as some statements that describe how the test inputs are generated.


After you gain more experience you will be able to write VHDL testbenches from scratch. However, Quartus has a convenient built-in process, called the *Test Bench Writer*, which produces a VHDL template from your design that will get you started.

Go back to the Quartus program, making sure that you have the gNN_lab1 project loaded.

Then, in the Processing toolbar item, select Start/Start Test Bench Template Writer



This will generate a VHDL file named gNN_lab1.vht and place it in the simulation/modelsim directory. Open it up in Quartus. It will look something like this:



Note that the template already includes the instantiation of the gNN lab1 component.

It also includes the skeletons of two "process" blocks, one labeled "*init*" and the other labeled "*always*". It is not important to understand process blocks at this point. We will learn about them later on.

The init process block can be deleted. You should edit the "always" process block to suit your needs, so in this case it will be used to generate the A and B signal waveforms.

You will notice that inside the process block, signals A and B are assigned multiple times! This should not make sense right now. If a signal was assigned multiple times using concurrent signal statements, this would be an error! However, the rules for statements *inside a process block* are different. We will discuss process blocks later in the course.


The "wait for x ns" statement is a special VHDL statements that is *only* used in VHDL testbenches, and not in VHDL descriptions of *synthesizable* circuits that are intended to be implemented in real hardware. We never indicate time this way in synthesizable VHDL.

For a simple introductory example, replace the "always" process block with the following text:

```
always : PROCESS
BEGIN

A <= "000000";
B <= "000000";
wait for 10 ns;
A <= "101100";
wait for 15 ns;
B <= "101100";
wait for 5 ns;
A <= "111101";
wait for 20 ns;
B <= "111101";
wait; -- this waits forever...</pre>
```


Once you have finished editing the testbench file, you need to add it to the project in ModelSim:



Once the testbench file has been added to the project, you should select the testbench file in the Project pane, and click on Compile Selected from the Compile toobar item. This will compile the testbench file.


Now everything is ready for you to actually run a simulation!

Select "Start Simulation" from the Simulate toolbar item in the ModelSim program. The following window will popup:




Select the g00_lab1_tst entity and click on OK

The ModelSim window should now look like this. Enter a value of 60ns into the simulation length window.




At first, the "Wave" window will not have any signals in it. You can drag signals from the "Objects" window by click on a signal, holding down the mouse button, and dragging the signal over to the Wave window. Do this for all three signals.

The Wave window will now look like this:



Now, to actually run the simulation, click on the "Run" icon in the toolbar (or press the F9 key).

Here is the output you should get (you can right-click in the right-hand pane and select "Zoom Full" to see the entire time range).




Show your simulation waveforms to the TA.



If you get an incorrect output waveform, you will have to go back and look at your design. If you make a correction to either of your schematic diagrams, you will have to re-run the conversion to VHDL (using the File/Create/Update/Create HDL Design File from Current File... command).

Then you will have to re-run the compilation of the changed files in ModelSim.

Finally, to rerun the simulation, first click on the "Restart" button, then click on the "Run" button.





TIME CHECK

You should be at least this far at the end of your *second* 2-hour lab period.

5. Exhaustive Testing of the Project using ModelSim

The simulation you ran in the previous part of the lab just had a couple of input signal transitions, and did not test all possible input patterns.

There are 2¹² or 4096 possible patterns, so complete testing of the circuit will require you to simulate all of these patterns.

If you used the approach used in the earlier testbench you would need thousands of statements in order to define each possible case. It is simpler to have a FOR LOOP, and increment the values of A and B in the loop to run through all the 4096 possible cases. This is done in the testbench shown on the next two pages.

The process block generates all of the possible input patterns using two nested FOR loops. The RANGE attribute is equivalent to specifying the loop range as over the minimum value of the signal to its maximum value. For example, **A'RANGE** is equivalent to **0 to 63**.

FOR loops and process blocks are very handy in VHDL, but need some more explanation before you can understand exactly how to use them when designing circuits. We will learn about them later...for now just know how to use them to generate testbench signals by following the example on the next two pages.

```
----- Testbench for validating and simulating the 6-input comparator circuit -------
-- put the designer(s) names here
-- put the date here
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.numeric std.all; -- added to the template
ENTITY g00 lab1 vhd tst IS
END g00 lab1 vhd tst;
ARCHITECTURE g00 lab1 arch OF g00 lab1 vhd tst IS
-- constants
-- signals
SIGNAL A: STD LOGIC VECTOR (5 DOWNTO 0);
SIGNAL AeqB : STD LOGIC;
SIGNAL B : STD LOGIC VECTOR (5 DOWNTO 0);
COMPONENT q00 lab1
           PORT (
           A : IN STD LOGIC VECTOR (5 DOWNTO 0);
           AeqB : OUT STD LOGIC;
           B : IN STD LOGIC VECTOR (5 DOWNTO 0)
           );
END COMPONENT;
```

Continued on next page...

```
BEGIN
          i1 : g00 lab1 PORT MAP (A => A, AeqB => AeqB, B => B); --instantiate component being tested
generate_test : PROCESS
BEGIN
    FOR i IN 0 to 63 LOOP -- loop over all A values
    A <= std logic vector(to unsigned(i,6)); -- convert the loop variable i to std logic vector
    FOR j IN 0 to 63 LOOP -- loop over all B values
        B <= std_logic_vector(to_unsigned(j,6)); -- convert the loop variable j to std_logic_vector
        WAIT FOR 10 ns; -- suspend process for 10 nanoseconds at the start of each loop
    END LOOP; -- end the j loop
    END LOOP; -- end the i loop
    WAIT; -- we have gone through all possible input patterns, so suspend simulator forever
END PROCESS generate test;
END g00 lab1 arch;
```

Modify your testbed file so that it matches that shown on the previous two pages.

In the ModelSim program recompile the testbed file and then restart and re-run the simulation.

Look at the simulated cases and check to see if they are correct. You don't need to look at all of them, as that would take a long time. Just look at some representative cases. Later in the course you will learn a method for having ModelSim do the complete error checking for you.

Show your simulation waveforms to the TA.



6. Design of a 16:4 Encoder Circuit

In this part of the lab you will design a circuit that will take in a 16-bit input, and *encode* it to a 4-bit binary number indicating the index of the input bit that is high.

If more than one of the input bits are high, output the lowest index. If none of the input bits are high, an error output line should be driven to a high value.

Your module should have the following inputs and outputs:

Input: BLOCK_COL (16 bits)

Output: ERROR (1 bit)

CODE (4 bits)

Once you think you have the correct equations for the encoder module, fire up the Quartus program. Using the techniques you learned in the first part of the lab, begin a new project (and call it *gNN_BlockerGame*).

Write a VHDL description of the circuit that implements the 16:4 encoder. Use a single conditional signal assignment statement to describe the functionality.

Name the VHDL file "gNN_16_4_Encoder.vhd" (where NN is your group number).

When you have completed your VHDL description, show it to your TA and have him or her sign your grade sheet.





TIME CHECK

You should be at least this far at the end of your *third* 2-hour lab period.

7. Simulation of the decoder circuit

Once you have completed the VHDL description of the circuit, write a VHDL testbench for simulating the circuit. Make sure that all 16 valid input patterns are tested, as well as a couple of error conditions.

Show the simulation testbench VHDL code to your TA.

Do a Modelsim simulation of the circuit

When you have completed the simulation, show the resulting waveform display to your TA, demonstrating the correct outputs for all the input patterns.





TIME CHECK

You should be this far (i.e. have completed the lab) at the end of your *fourth* 2-hour lab period!

8. Writeup the Lab Report

Write up a short report describing the *gNN_16_4_Encoder* circuit that you designed in this lab. This report should be done in html or pdf, or in Microsoft Word (*pdf format is preferred!*). You do not need to report on the gNN_comp6 circuit.

The report must include the following items:

- A header listing the group number, the names and student numbers of each group member.
- A title, giving the name (e.g. **g00_16_4_Encoder**) of the circuit.
- A description of the circuit's function, listing the inputs and outputs. Provide a pinout or symbol diagram.
- A gate level schematic diagram of the circuit.
- A discussion of how the circuit was tested, showing representative simulation plots. How do you know the circuit works correctly?

The report is due one week after the end of the 2-week lab period (i.e. on October 7), at 11:59 PM.

9. Submit the Lab Report to myCourses

The lab report, and all associated design files (by design files, I mean the schematic (.bdf) and vhdl (.vht and .vht) files) must be submitted, as an assignment to the myCourses site. Only one submission need be made per group (both students will receive the same grade).

Combine all of the files that you are submitting into one *zip* file, and name the zip file gNN_LAB_1.zip (where NN is your group number).

Grade Sheet for Lab #1

	Gro	up Number:	
	Gro	up Member Name: Student Number:	<u>.</u>
	Group Member Name: Student Number:		<u>.</u>
Marks			1
	1.	Schematic diagram for the 6-bit comparator	
	2.	VHDL file for the 6-bit comparator	
	3.	Initial partial simulation results for the 6-bit comparator	
	4.	Complete simulation results for the 6-bit comparator	
	5.	VHDL description for the 16:4 encoder circuit	
	6.	Simulation Testbench VHDL for the 16:4 encoder circuit	
	7.	Simulation results for the 16:4 encoder circuit	
<u> </u>			
			TA Signatures

Each part should be demonstrated to one of the TAs who will then give a grade and sign the grade sheet. Grades for each part will be either 0, 1, or 2. A mark of 2 will be given if everything is done correctly. A grade of 1 will be given if there are significant problems, but an attempt was made. A grade of 0 will be given for parts that were not done at all, or for which there is no TA signature.