
# Affinity Alloc: Taming Not-So Near-Data Computing

Zhengrong Wang<sup>1</sup>, Christopher Liu<sup>1</sup>, Nathan Beckmann<sup>2</sup>, Tony Nowatzki<sup>1</sup>

<sup>1</sup>UCLA, <sup>2</sup>CMU

October. 2023









# Conventional Computing

#### sum(A[i])




# Near-Data Computing

#### sum(A[i])




# Not-so Near-Data Computing

#### sum(A[i]\*B[i])




Core + Cache Core + Cache Core + Cache

# Not-so Near-Data Computing



#### **Tree Traversal**



Bank
0 9


Core + Cache

Core + Cache Core + Cache

Core + Cache


#### **Prior Works**

Core SRAM NoC DRAM/HMC SSD Multi-Level



## Goal: Automatic Data Affinity Optimization


- From various data structures...
- To automatic optimized layout in μArch
- Key Insight:
  - All data structures have affinity relationships
  - This information is independent of hardware
  - Relationships are available at allocation time
- Approach: Expose affinity info to allocator.




Balanced load between L3.

# Affinity Alloc: Taming Not-So Near-Data Computing

- Clean: Each Layer exposes minimal interface.
- End-to-end: data affinity optimization.
- General: Regular & Irregular data structures.
- Unlock data structure co-optimization.




•  $2.26 \times \text{speedup with } 72\% \text{ traffic reduction.}$ 




- Affine Data Layout
- Irregular Data Layout
- Data Structure Codesign
- Evaluation

- Affine Data Layout
- Irregular Data Layout
- Data Structure Codesign
- Evaluation




## Inter-Array Affine Affinity



#### Optimized Layout (8B \$Line)


Interleave: A[] 8B, B[] 8B, C[] 16B




Same support required for strided access.

### Intra-Array Affine Affinity

$$B[i,j] = A[i,j] + A[i+1,j]$$



#### Optimized Layout (8B \$Line)



## Affinity Alloc Interface for Affine Data Layout

Interface exposes affine layout transformation:

$$B[i] \to A \left[ \frac{P}{Q} \times i + X \right]$$

Affine affinity alloc API:

```
struct AffineArray {
  int elem_size; // Element size (byte).
  uint num_elem; // Number of elements.

  void* A; // Pointer to the aligned affine array.
  int P, Q; // Interleaving Ratio
  int X; // Interleaving Offset
  ...
};
void* malloc_aff(const AffineArray& a);
```


These parameters are independent of microarchitecture!

#### Mapping Virtual Addr. → LLC Banks

- Runtimes needs to be able to choose the actual cache-line interleaving and offset!
- OS Abstraction: Interleave pools
  - Set of "Direct Segment" (like Basu ISCA 2013)
  - Contiguous physical address within segment
  - Each pool is designated for power-of-2 interleaving


•  $\mu$ Arch: Override cache->bank assignment

$$bank(vaddr) = \left| \frac{vaddr - pool}{intrlv} \right| (mod N_{bank})$$




### Mapping Virtual Addr. → LLC Banks

- OS: Manage interleave pools.
- $\mu$ Arch: Obeys interleaving of each pool.
- Application: Specify affinity relationships.
- Runtime: Choose and allocate to interleave pools.



- Affine Data Layout
- Irregular Data Layout
- Data Structure Codesign
- Evaluation



### Irregular Data Layout

- Specify a list of irregular affinity addresses.
- Example: Linked list.
  - Random long pointer-chasing distance.
  - Affinity: Newly node → previous node.
  - Reduce the pointer-chasing distance.
- Load balancing:
  - Combine average hops and load at banks.


$$score = hops + H \times \left(\frac{load}{avg_{load}} - 1\right)$$

- Improve bank-level parallelism.
- No OS/microarchitecture overheads!


```
void* malloc_aff(uint size, // Alloc size.
    // Specify affinity addrs.
    int num_aff_addrs, void** aff_addrs);

void linked_list_append(Node *prev, T v)
    // Allocate new node near to prev.
    Node *n = malloc_aff(sizeof(Node), 1, &prev);
    n->v = v; n->nxt = prev->nxt; prev->nxt = n;
```

#### Unbalanced Layout




#### Optimized Layout



- Affine Data Layout
- Irregular Data Layout
- Data Structure Codesign
- Evaluation

### Data Structure Codesign: Linked-CSR Format

Original CSR uses array to store edges – inflexible for data placement.



- Linked CSR replaces the edge array with linked list.
- Each linked list node can be placed closer to outgoing vertices.

## Data Layout Example: CSR Graph Traversal

Naïve NDC (Intrlv=1\$Line)

1 19 Euge Cue.

V: Out Vertex Edge Cache Lines Indirect Request Vertex from Edge to Vertex Cache Lines 6 2 | 3 4 | 5 6 | **→**16|17 10 11 10|11 12 13 14|15 Indirect: 19 Hops *Indirect: 3 Hops* Migration: 3 Hops Migration: 5 Hops 16 17 18 19 20|21 **→**19|28 28 29 30 31 26 27 **Idea Affinity-Aware NDC** 


- Affine Data Layout
- Irregular Data Layout
- Data Structure Codesign
- Evaluation

### Methodology


- LLVM-based Compiler
- Gem5 20.0 cycle-level execution-driven simulator.
- 10 data processing workloads from Rodinia, Gap Graph Suite and micro kernels.
  - Parallelized with OpenMP, with AVX-512 enabled.
- Configurations (see paper for details):
  - 64 Cores, 8x8 mesh topology, 3-level MESI
  - Cache Hierarchy: 32kB L1 I/D, 256kB L2, 1MB L3.
- Comparison Points
  - In-Core: No near-data (Bingo spatial prefetcher [HPCA2019] at L1 + stride prefetcher at L2.)
  - Near-L3: Near-stream Computing [HPCA '22].
  - Aff-Alloc: This Work

### Overall Performance and Energy Efficiency






#### **Overall Energy Efficiency**



#### Network Traffic



# Affinity Alloc: Not-So Truly Near Data Computing

- Minimal interface between system layers hides microarchitecture from programmer and OS.
- Express both coarse-grained and fine-grained affinity relationship in allocator.
- Automatic data layout optimization for NDC.
- Data structure co-optimization with the controlled affinity.
- 2.26× speedup and 72% traffic reduction.

