## Computation II: embedded system design (5EIB0)

Dashboa... / My cours... / 5El... / Final Exam 2024-04-... / Part 2a - 2024-04-12 Adding Custom Instruction (Selective Biasing Calculation - ...

- Available from:
- Due date:
- **▼** Requested files:

Type of work:

Introduction

The code below performs selctive biasing. Selective biasing checks an image pixel-by-pixel. All the pixels above a threshold are biased down (subtracted) by 100 whereas all the pixels below the threshold are biased up (added) by 100. The C code below handles this with an if-statement resulting in many processor instructions.

To reduce the number of instructions, the C code is modified to use a custom instruction (biasing), giving the following C code:

Add hardware support for the custom instruction (**biasing**) in the current mMIPS implementation by modifying all or some of the provided files (ctrl.v, aluctrl.v and alu.v). You can infer the functionality of **biasing** by comparing the C codes above.

Note: The biasing function code is 0x32.

## Debug

For debugging the design, you can use the "\$display" command in the RTL code to print out the values of interest. Note: "\$display" will only work in the debug mode of VPL.

Requested files

```
1
     // CTRL.V
  3
     11
  4
     // TU/e Eindhoven University Of Technology
     // Eindhoven, The Netherlands
//
  5
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
 11
     //
 12
            Single cycle controller
 13
     // Version:
 15
     //
            (27-01-2014): initial version
     //
 16
     17
     module CTRL(
 19
              enable,
 20
 21
              en,
 22
              Opcode,
              FunctionCode,
 23
 24
              RegDst,
 25
              Target,
 26
              Branch,
              MemRead,
 27
 28
              MemtoReg,
             ALUop,
MemWrite,
 29
 30
 31
              ALUSrc,
 32
              RegWrite,
33
34
              SignExtend,
             c4,
 35
              c1,
 36
              c31,
             HiLoWrite,
 37
 38
              AluSel
 39
         );
 40
                  enable;
 41
         input
 42
          output
                  [0:0]
                          en;
 43
          reg
                  [0:0]
         input
input
                          Opcode:
                  [5:0]
[5:0]
 44
 45
                          FunctionCode;
 46
          output
                  [1:0]
                           RegDst;
 47
          reg
                  [1:0]
                          RegDst;
 48
          output
                  [1:0]
                          Target;
 49
          reg
                  [1:0]
                           Target;
 50
51
          output
                  [1:0]
                           Branch;
         reg
output
                  [1:0]
                          Branch:
 52
                  [1:0]
                          MemRead;
 53
                  [1:0]
                          MemRead;
          reg
 54
          output
                  [1:0]
                          MemtoReg;
 55
                          MemtoReg;
          reg
                  [1:0]
 56
          output
                  [4:0]
                          ALUop;
 57
          reg
                   [4:0]
                          ALUop;
          output
 58
                  [1:0]
                          MemWrite:
 59
                  [1:0]
                          MemWrite;
          reg
          output
                  [0:0]
                          ALUSrc;
 61
          reg
                  [0:0]
                          ALUSrc;
          output
 62
                  [0:0]
                          RegWrite;
 63
          reg
                  [0:0]
                          RegWrite;
 64
          output
                  [0:0]
                          SignExtend;
 65
          reg
                  [0:0]
                          SignExtend;
          output
 66
                  [31:0]
                          c4;
                  [31:0]
                          c4;
          reg
 68
          output
                  [0:0]
                          c1;
 69
                  [0:0]
          reg
                          c1;
 70
          output
                  [4:0]
                          c31;
 71
          reg
                   [4:0]
                          c31;
          output
 72
                          HiLoWrite;
                  [0:0]
 73
                  [0:0]
                          HiLoWrite;
          reg
 74
          output
                  [1:0]
                          AluSel;
 75
         reg
                  [1:0]
                          AluSel;
 76
 78
         always @(Opcode or FunctionCode or enable)
 79
              begin
 80
                  //Write constant 4 to output
                  82
                  //Write constant 1 to output
 83
                  c1 = 1'b1;
                  //Write constant 31 to output
c31 = 5'b11111;
 85
 86
 87
                  if (enable == 1)
 89
                      en = 1'b1;
 90
                  else
 91
                      en = 1'b0;
 92
 93
                  RegDst
                              = 2'b00;
= 2'b00;
 94
                  Target
 95
                  ALUSrc
                               = 1'b0;
                              = 2'b00;
= 1'b0;
 96
                  MemtoReg
 97
                  RegWrite
 98
                  MemRead
                               = 2'b00;
                              = 2'b00;
= 2'b00;
= 5'b00000;
 99
                  MemWrite
100
                  Branch
                  ALUop
101
102
                  SignExtend = 1'b0;
103
```

```
//Determine the output
104
105
                   case (Opcode)
                   0: // R-format instruction: check functioncode
106
                       case (FunctionCode)
'h8: // Instruct
107
108
                                  // Instruction: Jr
109
                                 begin
110
                                     RegDst
                                                   = 2'b01:
                                                  = 2'b10;
111
                                     Target
112
                                     ALUSrc
                                                  = 1'b0;
                                                  = 2'b00;
= 1'b0;
113
                                     MemtoReg
114
                                     RegWrite
115
                                     MemRead
                                                    2'b00;
116
                                     MemWrite
                                                    2'b00;
2'b11;
117
                                     Branch
                                                  = 5'b00010;
118
                                     ALUop
119
                                     SignExtend
                                                  = 1'b1;
120
                                     HiLoWrite
                                                  = 1'h0:
                                                  = 2'b00;
121
                                     AluSel
122
                                 end
123
                             'h9:
                                   // Instruction Jalr
124
                                begin
125
                                     RegDst
                                                  = 2'b01;
126
                                     Target
                                                  = 2'b10;
                                                  = 1'b0;
127
                                     ALUSrc
                                                    2'b00;
                                     MemtoReg
128
129
                                     RegWrite
                                                     1'b1;
                                                    2'b00;
2'b00;
130
                                     MemRead
131
                                     MemWrite
                                                     2'b11;
132
                                     Branch
133
                                     ALUop
                                                    5'b00010;
                                                  = 1'b1;
= 1'b0;
134
                                     SignExtend
                                     HiLoWrite
135
                                                  = 2'b11;
136
                                     AluSel
137
                                 end
                             'h10: // Instruction: Move hi register
138
139
                                begin
140
                                     RegDst
                                                  = 2'b01;
                                                  = 2'b00;
141
                                     Target
                                                  = 1'b0;
142
                                     ALUSrc
143
                                     MemtoReg
                                                     2'b00;
                                                    1'b1;
2'b00;
144
                                     RegWrite
145
                                     MemRead
                                                     2'b00;
146
                                     MemWrite
147
                                     Branch
                                                     2'b00;
148
                                     ALUop
                                                    5'b00010;
                                     SignExtend = 1'b1;
149
150
                                     HiLoWrite
                                                  = 1'b0;
151
                                     AluSel
                                                  = 2'b10;
152
                                 end
                             'h12:
                                    // Instruction: Move lo register
153
154
                                 begin
                                                  = 2'b01;
155
                                     {\tt RegDst}
                                                  = 2'b00;
156
                                     Target
ALUSrc
157
158
                                     MemtoReg
                                                    2'b00;
                                                    1'b1;
159
                                     RegWrite
                                                    2'b00;
160
                                     MemRead
161
                                     MemWrite
                                                    2'b00;
162
                                     Branch
                                                    2'b00:
                                                    5'b00010;
                                     ALUop
163
                                     SignExtend
                                                  = 1'b1;
164
165
                                     HiLoWrite
                                                  = 1'b0
                                                  = 2'b01;
166
                                     AluSel
                                 end
167
168
                             'h19: // Instruction: Multiply unsigned
169
                                 begin
                                                  = 2'b00; //No destination
                                     RegDst
170
171
                                                  = 2'b00;
                                     Target
                                                  = 1'b0;
= 2'b00;
172
                                     ALUSrc
173
                                     MemtoReg
                                                    1'b1;
174
                                     RegWrite
175
                                     MemRead
                                                     2'b00;
176
                                     MemWrite
                                                    2'b00:
                                                    2'b00;
177
                                     Branch
                                                    5'b00010;
178
                                     ALUop
179
                                     SignExtend
                                                  = 1'b1;
= 1'b1:
180
                                     HiLoWrite
181
                                     AluSel
                                                  = 2'b00;
182
183
                            default: // Others
184
                                 begin
185
                                     RegDst
                                                  = 2'b01;
                                                  = 2'b00;
= 1'b0;
186
                                     Target
187
                                     ALUSrc
                                     MemtoReg
                                                    2'b00;
188
189
                                     RegWrite
                                                     1'b1;
                                                  = 2'b00;
= 2'b00;
190
                                     MemRead
191
                                     MemWrite
                                                     2'b00;
192
                                     Branch
193
                                     ALUop
                                                  = 5'b00010;
                                                 = 1'b1;
194
                                     SignExtend
195
                                     HiLoWrite
                                                  = 1'b0;
196
                                     AluSel
197
                                     end
198
                            endcase
199
                   2: // Instruction: J
200
                        begin
                            RegDst
                                         = 2'b00;
201
                                         = 2'b01;
202
                            Target
203
                            ALUSrc
                                         = 1'b0;
                                         = 2'b00;
= 1'b0;
204
                            MemtoReg
205
                            RegWrite
206
                            MemRead
                                          = 2'b00;
```

```
207
                            MemWrite
                                          = 2'b00;
208
                                          = 2'b11;
                            Branch
209
                                            5'b00010;
                            ALUop
                                          = 1'b1;
210
                             SignExtend
211
                                          = 1'b0:
                            HiLoWrite
212
                            AluSel
                                          = 2'b00;
213
214
                   3:
                        // Instruction; Jal
215
                        begin
216
                            RegDst
                                          = 2'b10;
                                          = 2'b01;
= 1'b0;
217
                            Target
218
                            ALUSrc
                            MemtoReg
                                            2'b00;
219
220
                             RegWrite
                                            1'b1;
221
                            MemRead
                                            2'b00;
                                            2'b00;
222
                            MemWrite
223
                             Branch
                                          = 5'b00010;
= 1'b1;
224
                            ALUop
                            SignExtend
225
                                          = 1'b0;
= 2'b11;
226
                            HiLoWrite
227
                            AluSel
228
                        end
                        // Instruction: BEQ
229
230
                        begin
231
                            RegDst
                                          = 2'b00;
                                          = 2'b00;
                            Target
ALUSrc
232
                                            1'b0;
233
234
                             MemtoReg
                                            2'b00;
                            RegWrite
MemRead
                                            1'b0;
2'b00;
235
236
237
                            MemWrite
                                            2'b00;
                                            2'b01;
5'b00001;
238
                             Branch
239
                            ALUon
240
                             SignExtend
                                            1'b1;
241
                             HiLoWrite
                                            1'b0;
242
                            AluSel
                                          = 2'b00;
243
                        end
244
                        // Instruction: BNE
                        begin
RegDst
245
                                          = 2'b00;
246
247
                                          = 2'b00;
                             Target
                                            1'b0;
248
                            ALUSrc
                                            2'b00;
1'b0;
249
                            MemtoReg
250
                            RegWrite
251
                            MemRead
                                            2'b00;
252
                            MemWrite
                                            2'b00;
                                            2'b10:
253
                            Branch
                                            5'b00001;
254
                            ALUop
255
                             SignExtend
                                          =
                                            1'b1;
256
                            HiLoWrite
                                          = 1'b0:
                                          = 2'b00;
257
                            AluSel
258
259
                        // Instruction: ADDIU
260
                        begin
                             RegDst
261
                                          = 2'b00;
262
                             Target
                                            2'b00;
263
                             ALUSrc
                                            1'b1;
                                            2'b00;
264
                            MemtoReg
265
                             RegWrite
                                            1'b1;
266
                            MemRead
                                            2'haa:
                                            2'b00:
267
                            MemWrite
268
                                            2'b00;
                             Branch
269
                            ALUop
                                            5'b00011;
                                          = 1'b1;
= 1'b0;
                            SignExtend
270
271
                            HiLoWrite
272
                            AluSel
                                          = 2'b00;
273
                        end
                   10:
                         // Instruction: SLTI
274
275
                        begin
276
                             RegDst
                                          = 2'b00;
                            Target
ALUSrc
                                          = 2'b00;
= 1'b1;
277
278
279
                            MemtoReg
                                            2'b00;
280
                            RegWrite
                                            1'b1;
281
                            MemRead
                                            2'b00:
282
                            MemWrite
                                            2'b00;
283
                             Branch
                                            2'b00;
                                            5'b00111;
1'b1;
284
                            ALUop
                            SignExtend
285
286
                             HiLoWrite
287
                            AluSel
                                          = 2'b00;
288
                        end
289
                        // Instruction: SLTUI
290
                        begin
291
                            RegDst
                                          = 2'b00:
                                          = 2'b00;
292
                             Target
293
                            ALUSrc
                                            1'b1;
294
                            MemtoReg
                                            2'b00;
295
                                            1'b1:
                            RegWrite
                                            2'b00;
296
                            MemRead
297
                            MemWrite
                                            2'b00;
298
                            Branch
                                            2'b00:
                                            5'b01000:
299
                            ALUop
300
                            SignExtend
                                            1'b1;
                                          = 1'b0;
= 2'b00;
301
                            HiLoWrite
302
                            AluSel
303
                        end
304
                         // Instruction: ANDI
305
                        begin
                            RegDst
                                          = 2'b00;
306
307
                             Target
                                          = 2'b00;
308
                            ALUSrc
                                          = 1'b1;
                            MemtoReg
Regulaite
                                          = 2'b00:
309
```

```
סדמ
                             veRmitre
                                          = 2'b00;
= 2'b00;
311
                            MemRead
312
                            MemWrite
                                            2'b00;
313
                             Branch
                                         = 5'b00100;
= 1'b0;
314
                            ALUop
315
                            SignExtend
                                          = 1'b0;
316
                            HiLoWrite
317
                            AluSel
                                          = 2'b00;
318
                        end
                   13:
                         // Instructino: ORI
319
320
                        begin
321
                            RegDst
                                          = 2'b00;
                                          = 2'b00;
= 1'b1;
                            Target
ALUSrc
322
323
324
                            MemtoReg
                                            2'b00;
                                            1'b1;
2'b00;
325
                             RegWrite
326
                            MemRead
327
                            MemWrite
                                            2'b00;
328
                             Branch
                                            2'b00;
329
                            ALUop
                                            5'b00101;
                            SignExtend
                                            1'b0;
330
331
                             HiLoWrite
                                            1'b0;
332
                            AluSel
                                          = 2'b00;
333
                        end
334
                        // Instruction: XORI
335
                        begin
                            RegDst
336
                                          = 2'b00;
                                          = 2'b00;
337
                             Target
338
                            ALUSrc
339
                            MemtoReg
                                          = 2'b00;
                                            1'b1:
340
                            RegWrite
                                            2'b00;
341
                            MemRead
342
                            MemWrite
                                            2'b00;
343
                            Branch
                                            2'b00;
                                            5'b00110;
344
                            ALUop
345
                            SignExtend
                                         = 1'b0;
= 2'b00;
346
                            HiLoWrite
347
                            AluSel
348
                        end
349
                   15:
                         // Instruction: LUI
350
                        begin
351
                             RegDst
                                          = 2'b00;
                             Target
                                            2'b00;
353
                             ALUSrc
                                            1'b1;
                                            2'b00;
354
                            MemtoReg
355
                             RegWrite
                                            1'b1;
356
                            MemRead
                                            2'b00;
357
                            MemWrite
                                            2'b00:
358
                                            2'b00:
                            Branch
359
                                            5'b01001;
                            ALUop
360
                             SignExtend
                                            1'b1;
                                         = 1'b0;
= 2'b00;
361
                            HiLoWrite
362
                            AluSel
363
                        end
364
                   32:
                         //Instruction: LB
365
                        begin
                             RegDst
                                            2'b00;
366
367
                             Target
                                            2'b00;
                                          = 1'b1;
368
                            ALUSTO
                                            2'b10;
369
                            MemtoReg
370
                             RegWrite
                                            1'b1;
371
                            MemRead
                                            2'b10:
                                            2'b00:
372
                            MemWrite
373
                                            2'b00;
                            Branch
374
                            ALUop
                                            5'b00000;
                            .
SignExtend
                                          = 1'b1;
375
376
                            HiLoWrite
                                          = 1'b0;
377
                            AluSel
                                          = 2'b00;
378
                        end
379
                   35:
                         // Instruction: LW
380
                        begin
                            RegDst
381
                                          = 2'b00;
= 2'b00;
                            Target
ALUSrc
382
383
                                            1'b1;
384
                            MemtoReg
                                            2'b01;
385
                            RegWrite
                                            1'b1;
                                            2'b01;
386
                            MemRead
                            MemWrite
                                            2'b00;
387
388
                            Branch
                                            2'b00
                                            5'b00000:
389
                            ALUop
390
                            SignExtend
                                            1'b1;
                                         = 1'b0;
= 2'b00;
391
                             HiLoWrite
392
                            AluSel
393
                        end
394
                         // Instruction: SB
395
                        begin
                            RegDst
                                          = 2'b00;
396
397
                                            2'b00;
                             Target
398
                            ALUSrc
                                            1'b1;
399
                            MemtoReg
                                            2'b00;
400
                            RegWrite
                                            1'b0;
401
                            MemRead
                                            2'b00;
402
                            MemWrite
                                            2'b10;
                                            2'b00:
403
                            Branch
                                            5'b00000;
404
                            ALUop
405
                             SignExtend
                                            1'b1;
406
                            HiLoWrite
                                          = 1'b0;
                                          = 2'b00;
407
                            AluSel
408
                        end
409
                   43:
                         // Instruction: SW
410
                        begin
                            RegDst
411
                                          = 2'b00;
412
                             Target
                                          = 2'b00;
413
                            ALUSrc
                                          = 1'b1:
```

aluctrl.v

```
1
     // ALUCTRL.V
     //
     // TU/e Eindhoven University Of Technology
     // Eindhoven, The Netherlands
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
     //
 12
            ALU controller
 13
     // Version:
 15
      //
            (27-01-2014): initial version
 16
 17
      module ALUCTRL(functionCode, ALUop, Shamt, ALUctrl);
   input [5:0] functionCode;
 19
 20
                  [5:0]
[4:0]
          input
                           ALUop;
 22
          input
                  [4:0]
                           Shamt;
 23
          output [5:0]
                          ALUctrl:
                  [5:0]
                          ALUctrl;
 24
          reg
 25
 26
          always @(functionCode or ALUop or Shamt)
              begin : aluctrl_thread
    case (ALUop) //synopsys parallel_case
 27
                          : // Add signed
ALUctrl = 'h2;
 29
                       'h0:
 30
 31
                       'h1:
                               // Subtract unsigned
 33
                          ALUctrl = 'h6;
 34
                               // R-type instruction, look to functionCode
 36
                               case (functionCode)
 37
 38
                                    'h0:
                                            // SLL
 39
                                        case (Shamt) //Check shift amount
 40
                                            1:
 41
                                                ALUctrl = 'hA:
 42
 43
                                                ALUctrl = 'hB;
                                            8
 44
 45
                                                ALUctrl = 'hC;
 47
                                                ALUctrl = 'h0;
                                        endcase
 48
50
51
                                    'h2:
                                            // SRL
                                        case (Shamt) //Check shift amount
 52
                                           1:
                                                ALUctrl = 'hD;
 54
                                            2:
 55
                                                ALUctrl = 'hE;
 56
 57
                                                ALUctrl = 'hF;
 58
                                            default:
 59
                                                ALUctrl = 'h0;
                                        endcase
 61
                                    'h3:
                                           // SRA
 62
 63
                                        case (Shamt) //Check shift amount
 64
 65
                                                ALUctrl = 'h10;
                                            2:
 66
                                                ALUctrl = 'h11;
 68
                                            8:
                                                ALUctrl = 'h12;
 69
 70
                                            default:
 71
                                                ALUctrl = 'h0;
 72
                                        endcase
 73
                                   'h10:  // Move hi register (nop in ALU)
    ALUctrl = 'h0;
 74
 75
 76
                                    'h12: // Move hi register (nop in ALU)
 78
                                        ALUctrl = 'h0;
 79
                                    'h19: // Multiply unsigned
 80
                                        ALUctrl = 'h13;
 82
                                   'h20: // Add signed
   ALUctrl = 'h2;
 83
 85
                                        L: // Add unsigned
ALUctrl = 'h3;
 86
                                    'h21:
 87
                                   'h23: // Subtract unsigned
   ALUctrl = 'h6;
 89
 90
 92
                                    'h24: // And
                                        ALUctrl = 'h0;
 93
                                    'h25: // Or
 95
                                        ALUctrl = 'h1;
 96
 97
 98
                                    'h26: // Xor
 99
                                        ALUctrl = 'h4;
100
                                           //Set-on-less-than (2's complement)
101
                                    'h2A:
102
                                        ALUctrl = 'h7;
```

103

```
104
                                      'h2B: //Set-on-less-than (unsigned)
105
                                           ALUctrl = 'h8;
106
107
                                      default:
                        108
109
110
111
112
113
114
                         'h4: // And
ALUctrl = 6'b000000;
115
116
                        'h5: // Or
ALUctrl = 6'b000001;
117
118
119
                        'h6: // Xor
ALUctrl = 6'b000100;
120
121
122
                        'h7: //Slt
ALUctrl = 6'b000111;
123
124
125
                        'h8: //Sltu
ALUctrl = 6'b001000;
126
127
128
                        'h9: //Load upper immediate
   ALUctrl = 6'b001001;
129
130
131
132
                        default:
                   ALUctrl = 6'b000000;
endcase
133
134
135
               end
136
      endmodule
137
138
```

alu.v

```
1
2
     // ALU.V
  3
     //
  4
     // TU/e Eindhoven University Of Technology
  5
     // Eindhoven, The Netherlands
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
    //
 11
     //
 12
           Arithmetic Logic Unit
 13
 14
     // Version:
 15
     //
           (27-01-2014): initial version
     //
 16
 17
     module ALU(ctrl, a, b, r, r2, z);
  input    [5:0]    ctrl;
  input    [31:0]    a;
 19
 20
 22
         input
                      [31:0]
 23
         output
                      [31:0]
                              r;
 24
         reg
                      [31:0]
 25
          output
                      [31:0]
 26
         reg
                      [31:0] r2;
         output
 27
                      [0:0]
                              Ζ;
                      [0:0]
         reg
                              z;
 29
          reg
                      [31:0] s;
                      [31:0] t;
[31:0] s_int;
[31:0] t_int;
 30
         reg
 31
          reg signed
                      [31:0]
 32
          reg signed
 33
         reg
                      [31:0] result;
                      [31:0] result_hi;
 34
         reg
 35
                      [0:0]
                              sign;
         reg
 36
          reg signed [63:0] c;
 37
         reg
                      [0:0]
                              zero;
 38
 39
         always @(ctrl or a or b)
 40
              begin : alu_thread
 41
 42
                  //Read the inputs
 43
                  s
t
                              = b;
 44
 45
                  s int
                              = s;
                  t_int
                              = t;
 47
                  result
                              = <mark>0</mark>;
                  result_hi = 0;
 48
 49
 50
                  \//\ Calculate result using selected operation
 51
                  case (ctrl)
   'h0: // And
 52
 54
                      'h1: // Or
 55
 56
                          result = s | t;
 57
                      'h2: // Add signed
 58
 59
                          result = s_int + t_int;
                      'h3: // Add unsigned
 61
 62
                          result = s + t;
 63
                      'h4: // Xor
 64
                          result = s ^ t;
 65
 66
                      'h6: // Substract signed
 68
                          result = s - t;
 69
 70
                              // Set-on-less-than
 71
                          if (s_int < t_int)</pre>
 72
                              result = 1;
 73
                          else
 74
                              result = 0;
 75
                              // Set-on-less-than unsigned
                      'h8:
 76
                          if (s < t)
 78
                              result = 1;
 79
                          else
                              result = 0;
 80
 81
                            // Load upper immediate
 82
                      'h9:
 83
                          result = (t << 16);
 85
                      'hA:
                             // SLL (1 bit)
 86
                          result = (t << 1);
 87
                              // SLL (2 bit)
 89
                         result = (t << 2);
 90
                              // SLL (8 bit)
                      'hC:
 92
                         result = (t << 8);
 93
 94
                      'hD:
                              // SRL (1 bit)
 95
                         result = (t >> 1);
 96
 97
                              // SRL (2 bit)
                      'hE:
 98
                         result = (t >> 2);
 99
                             // SRL (8 bit)
100
                      'hF:
                         result = (t >> 8);
101
102
```

103

'h10: // SRA (1 bit)

```
104
                                   begin
                                         sign = t[31:31];
result = (t >> 1);
result[31:31] = sign;
105
106
107
108
109
                              'h11: // SRA (2 bit)
begin
110
111
                                         sign = t[31:31];
result = (t >> 2);
result[31:30] = {sign, sign};
112
113
114
115
116
                              'h12: // SRA (8 bit)
begin
117
118
                                        sign = t[31:31];
result = (t >> 8);
result[31:24] = {sign, sign, sign, sign, sign, sign, sign};
119
120
121
122
                             'h13: //Multu
begin
c = s * t;
result = c[31:0];
result_hi = c[63:32];
123
124
125
126
127
128
129
130
                              default: //No default case: invallid opcode!
131
132
                                  begin
133
134
135
                        endcase
136
                         // Calculate zero output
                        if (result == 0)
zero = 1;
else
137
138
139
140
141
142
                        // Write results to output
                        r = result;
r2 = result_hi;
z = zero;
143
144
145
146
                   end
147
148
       endmodule
149
```

<u>VPL</u>