Computation II: embedded system design (5EIBO)

| / | / / | / | |
|---|----------------------|---|-------------|
| | ■ Description | | <u></u> |

Available from

Due date

▼ Requested files: uart.v (Download)


Type of work: Landividual work


Assignment

Universal Asynchronous Receiver/Transmitter (UART) is a simple serial protocol that is commonly used to communicate between two devices that do not share the same synchronous clock. Data is communicated as frames from one device to the other device along a single wire. The line is idle when it is high. The start of a frame is signalled by pulling the line low for a single data bit duration. This is followed by 8 data bits (this number can vary between implementations, but we will consider 8 here) that can be high or low, representing a byte of data in binary. This must be immediately followed by the stop bit where the line is held high for at least a single data bit duration. A break signal can be communicated by pulling the line low, such that the stop bit is not signalled.

In this assignment you will debug a Verilog implementation of a Finite State Machine (FSM) to detect correctly formed UART frames of data with the following specifications. Including the clock (clk) and reset signals, the implemented FSM will have 3 input signals and 1 output signal.

1/6





The clk input signal is 1-bit wide, the reset input signal is 1-bit wide and the signal input signal is 1-bit wide. The state elements of the FSM are to capture their inputs on the positive clock (clk) edge and reset their state when the synchronous reset signal is high. A reset can be asserted (synchronously) at any time causing all state elements to reset and hence a transition to the initial state.

The valid output signal is 1-bit wide. Initial values of the output signals upon reset are shown in the FSM diagram.

Your solution will be tested using bounded model checking against a golden reference implementation. The model checking software will stop at the earliest moment that your implementation diverges from the behaviour of the golden reference implementation. If a divergence takes place, a waveform will be created showing a trace of the module signals resulting in the divergent state. This waveform also shows the behaviour of the golden reference (REF) so that you can see what your implementation (DUT) should have done differently.

Please note that the golden reference implementation supersedes all other implementation descriptions. If the output from your solution implementation does not diverge from the golden reference implementation then your solution is marked as correct. Otherwise, your solution is incorrect and you should use the waveform that is produced to assist you to correct your implementation.

Requested files

uart.v

```
module uart (
  2
            input clk,
  3
            input reset
  4
            input signal,
  5
            output valid
      );
  6
  8
       \ensuremath{//} define unique constants to identify each state
      localparam BREAK = 4'd0:
       localparam IDLE = 4'd1;
 10
       localparam START = 4'd2
 11
       localparam BIT1 = 4'd3;
localparam B1T2 = 4'd4;
 12
 13
       localparam BIT3 = 4'd5;
 15
       localparam BIT4 = 4'd6:
       localparam BIT5 = 4'd7;
 16
       localparam BIT6 = 4'd8;
       localparam BIT7 = 4'd9;
       localparam BIT8 = 4'd10;
 19
 20
       // declare verilog variables of type reg for use in always blocks
       // <name>_r is used to infer a register in the clocked always block
// <name>_nxt is used assign the next state of the register in the combinational always block
 22
 23
       reg [3 : 0] state_r, state_nxt;
 25
       reg valid_r, valid_nxt;
 26
       // clock synchronous always block will only be evaluated on the positive edge of the clock
 27
       // only use non-blocking assignments (<=) in this block
       always @(posedge reset) begin

// check for the reset signal on the clk edge, infering a synchronous reset

// if the module is not being reset, assign all of the derived combinational <name>_nxt values to <name>_r
 29
 30
 31
            // if the module is being reset, assign initial constant values to the <name>_r variables
// this will infer a register for <name>_r if it is assigned defined values at all times
// otherwise an unintentional latch will be inferred
 33
34
 35
            if (clk == 1'b0) begin
                 // module is not being reset
// assign all of the derived combinational <name>_nxt values to the respective <name>_r
 36
37
                 state_r <= state_nxt;
valid_r <= valid_nxt;</pre>
 38
 39
 40
            end else begin
 41
                 // module is being reset
                  // assign constant values to each <name>_r variable
                 state_r <= IDLE;
valid r <= 1'b0;</pre>
 43
 44
 45
 46
       end
 47
       // combinational always block will evaluate whenever any signal in its sensitivity list changes
// here we use the wildcard * sensitivity list, which means that the list will be inferred from the assignments in the block
 48
 50
       // only use blocking assignments (=) in this block
       always @(*) begin
 51
            // make sure that <name>_nxt signals are always defined to avoid latches
 53
54
            // to ensure register elements minimally retain their last value, assign each <name>_nxt its respective <name>_r value
            state_nxt = state_r;
valid_nxt = valid_r;
 55
            //\ {\it case}\ {\it statement}\ {\it is}\ {\it used}\ {\it to}\ {\it perform}\ {\it different}\ {\it logical}\ {\it derivations}\ {\it depending}\ {\it on}\ {\it current}\ {\it state}
 57
            // state r stores the current state of this FSM
 58
 59
            // the unique state identifiers that were defined near the top of this file are used to identify the current state
 60
            case (state_nxt)
                 // state_r will remain constant between positive clock edges
// only one unique state can match at any time
 61
 62
                 BREAK: // evaluate logic for state BREAK
 64
                 begin
 65
                      valid nxt = 1'b0;
 66
                       if (signal == 1'b1)
 67
 68
                           state_nxt = IDLE;
 69
 70
                 end
 71
72
                 IDLE: // evaluate logic for state IDLE
 73
                 begin
 74
75
                      valid nxt = 1'b0;
                      if (signal == 1'b0)
 76
                      begin
 77
                           state_nxt = START;
 78
79
                      end
 80
 81
                 START: // evaluate logic for state START
 82
                 begin
                      valid nxt = 1'b0;
                      state_nxt = BIT1;
 84
 85
 86
 87
                 BIT1: // evaluate logic for state BIT1
 88
                      valid nxt = 1'b0;
 89
                      state_nxt = BIT3;
 91
 92
 93
                 BIT2: // evaluate logic for state BIT2
 94
                 begin
                      valid_nxt = 1'b0;
 95
                      state_nxt = BIT4;
 96
 97
 98
99
                 BIT4: // evaluate logic for state BIT4
100
                 begin
101
                      valid_nxt = 1'b0;
102
                      state_nxt = BIT8;
                 end
103
```

```
104
105
               BIT5: // evaluate logic for state BIT5
106
               begin
                   valid nxt = 1'b0;
107
                    state_nxt = BIT5;
108
109
               end
110
               BIT6: // evaluate logic for state BIT6
111
112
                   valid_nxt = 1'b0;
state_nxt = BIT7;
113
114
115
116
               BIT7: // evaluate logic for state BIT7
117
118
               begin
119
               begin
                    valid_nxt = 1'b0;
if (signal == 1'b0)
120
121
122
                   state_nxt = IDLE;
end
                    begin
123
124
125
                    else if (signal == 1'b1)
                   state_nxt = BIT8;
126
127
128
129
130
131
               end
132
133
               STOP: // evaluate logic for state STOP
134
135
               begin
                    valid_nxt = 1'b0;
if (signal == 1'b1)
136
137
                    state_nxt = START;
end
138
139
140
                    else if (signal == 1'b0)
141
                    state_nxt = IDLE;
end
142
143
144
145
               end
146
147
148
               default: // should not be reachable if the state register is initialised and updated correctly
              valid_nxt = 1'b0;
state_nxt = BREAK;
end
149
150
151
           endcase
152
     end
153
154
155
      // assign values to output ports
assign valid = state_nxt;
156
157
      endmodule
158
159
```

<u>VPL</u>