Computation II: embedded system design (5EIBO)


Dashbo... / My cour... / 5El... / Practice Assessment 2024-0... / Part 2c; 2024-04-05 Finite State Machine (Debugging Soda Vending Machi...


Available from: Friday, 5 April 2024, 2:00 PM Requested files: vending_machine.v (Download)

Type of work:
Individual work

Assignment

The figure below shows the state transition diagram of a Finite State Machine(FSM) which describes the functionality of a soda vending machine. The machine sells soda cans that cost €2 each. Also, the machine accepts only three types of currency denominations: €1, €2 and €5. The machine determines when to dispense a can and also, returns the required change. In this assignment you will debug a Verilog implementation of its Finite State Machine (FSM) with the following specifications. Including the clock (clk) and reset signals, the implemented FSM will have 3 input signals and 2 output signals.





The clk input signal is 1-bit wide, the reset input signal is 1-bit wide and the coin_in input signal is 2-bits wide. The state elements of the FSM are to capture their inputs on the positive clock (clk) edge and reset their state when the synchronous reset signal is low. A reset can be asserted (synchronously) at any time causing all state elements to reset and hence a transition to the initial state.

The soda output signal is 1-bit wide and the coin_out output signal is 2-bits wide. Initial values of the output signals upon reset are shown in the FSM diagram.

Your solution will be tested using bounded model checking against a golden reference implementation. The model checking software will stop at the earliest moment that your implementation diverges from the behaviour of the golden reference implementation. If a divergence takes place, a waveform will be created showing a trace of the module signals resulting in the divergent state. This waveform also shows the behaviour of the golden reference (REF) so that you can see what your implementation (DUT) should have done differently.

Please note that the golden reference implementation supersedes all other implementation descriptions. If the output from your solution implementation does not diverge from the golden reference implementation then your solution is marked as correct. Otherwise, your solution is incorrect and you should use the waveform that is produced to assist you to correct your implementation.

The currency denominations are encoded as follows: No input = 00, €1 = 01, €2 = 10 & €5 = 11.

Debug

Click on the symbol marked below to see the waveforms produced by your design. Please note that if your code has an error that prevents it being simulated it will not produce any waveforms.



Requested files vending_machine.v

```
module vending_machine (
            input clk,
            input reset,
            output [1:0] coin_in,
  1
           output soda,
output [1:0] coin_out
  5
  6
      );
  8
      \ensuremath{//} define unique constants to identify each state
  9
      localparam PUT_COIN = 3'd0;
localparam INPUT1 = 3'd1;
 10
 11
       localparam INPUT5 = 3'd2;
 12
       localparam INPUT6 = 3'd3;
 13
       localparam INPUT3 = 3'd4;
       localparam RETURN1 = 3'd5
 15
       localparam SODA_OUT = 3'd6;
 16
 17
       // declare verilog variables of type reg for use in always blocks
      // <name>_r is used to infer a register in the clocked always block
// <name>_nxt is used assign the next state of the register in the combinational always block
 19
 20
       reg [2 : 0] state_r, state_nxt;
 21
      reg soda_r, soda_next;
reg [1 : 0] coin_out_r, coin_out_nxt;
 22
 23
       // clock synchronous always block will only be evaluated on the positive edge of the clock
 25
 26
       // only use non-blocking assignments (<=) in this block
      always @(posedge clk) begin
// check for the reset signal on the clk edge, infering a synchronous reset
 27
 29
            // if the module is not being reset, assign all of the derived combinational <name>_nxt values to <name>_r
           // if the module is being reset, assign initial constant values to the <name>_r variables
// this will infer a register for <name>_r if it is assigned defined values at all times
// otherwise an unintentional latch will be inferred
 30
 31
 32
 33
           if (reset == 1'b0) begin
   // module is not being reset
 34
 35
                 // assign all of the derived combinational <name>_nxt values to the respective <name>_r
 36
37
                 state_r = state_nxt;
soda_r = soda_nxt;
 38
                 coin_out_r = coin_out_nxt;
 39
            end else begin
                 // module is being reset
 40
 41
                 // assign constant values to each <name>_r variable
                 state_r = PUT_COIN;
soda_r = 1'b0;
coin_out_r = 2'b00;
 42
 43
 44
 45
           end
 46
       end
 47
      // combinational always block will evaluate whenever any signal in its sensitivity list changes
// here we use the wildcard * sensitivity list, which means that the list will be inferred from the assignments in the block
 48
 49
 50
       // only use blocking assignments (=) in this block
       always @(*) begin
 51
 52
            // make sure that <name>_nxt signals are always defined to avoid latches
 53
            // to ensure register elements minimally retain their last value, assign each <name>_nxt its respective <name>_r value
 54
            coin_out_nxt = coin_out_r;
 55
 56
            // case statement is used to perform different logical derivations depending on current state
 57
            // state r stores the current state of this FSM
            // the unique state identifiers that were defined near the top of this file are used to identify the current state
 58
 59
            case (state_r)
                 // state_r will remain constant between positive clock edges
// only one unique state can match at any time
PUT_COIN: // evaluate logic for state PUT_COIN
 60
 61
 62
 63
                 begin
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b00;
if (coin_in == 2'b00)
 64
 65
 66
 67
                      begin
                           state_nxt = PUT_COIN;
 68
 69
                      end
 70
                      else if (coin_in == 2'b01)
 71
72
                      begin
                           state_nxt = INPUT1;
 73
 74
75
                      else if (coin_in == 2'b10)
                      begin
 76
                           state_nxt = INPUT5;
                      end
 77
 78
79
                      else if (coin_in == 2'b11)
                      begin
 80
                           state_nxt = SODA_OUT;
 81
                      end
 82
 83
                 INPUT1: // evaluate logic for state INPUT1
 84
 85
                 begin
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b00;
 86
 87
 88
                      if (coin_in == 2'b00)
 89
                      begin
 90
                           state_nxt = INPUT1;
 91
                      end
                      else if (coin_in == 2'b01)
 92
 93
                      begin
                           state_nxt = INPUT6;
                      end
 95
                      else if (coin_in == 2'b10)
 96
 97
                      begin
 98
                           state_nxt = INPUT3;
 99
                      end
100
                      else if (coin in == 2'b11)
101
                      begin
102
                           state_nxt = SODA_OUT;
                      end
103
```

```
104
                  end
105
                 INPUT5: // evaluate logic for state INPUT5
106
107
                 begin
                       soda_nxt = 1'b0;
coin_out_nxt = 2'b10;
state_nxt = RETURN1;
108
109
110
111
112
                 INPUT6: // evaluate logic for state INPUT6
113
114
                 begin
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b01;
state_nxt = INPUT6;
115
116
117
118
119
                 INPUT3: // evaluate logic for state INPUT3
120
121
                 begin
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b01;
state_nxt = SODA_OUT;
122
123
124
125
126
                 RETURN1: // evaluate logic for state RETURN1
127
128
                 begin
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b01;
state_nxt = SODA_OUT;
129
130
131
132
133
                 SODA_OUT: // evaluate logic for state SODA_OUT
134
135
                 begin
                      soda_nxt = 1'b1;
coin_out_nxt = 2'b00;
state_nxt = PUT_COIN;
136
137
138
139
140
                 default: // should not be reachable if the state register is initialised and updated correctly
141
142
                      soda_nxt = 1'b0;
coin_out_nxt = 2'b00;
state_nxt = PUT_COIN;
143
144
145
146
147
            endcase
      end
148
149
150
       // assign values to output ports
151
       assign soda = soda_r;
152
       assign coin_out = coin_out_r;
153
154
       endmodule
```

<u>VPL</u>

You are logged in as Thomas Stirling Valdez (Log out) 5EIBO

Data retention summary