## Computation II: embedded system design (5EIBO)

Dashbo... / My cou... / 5E... / Final Exam 2024-... / Part 2d - 2024-04-12 Finite State Machine (Implement FSM Moore UART Frame Odd Par...

Part 2d - 2024-04-12 Finite State Machine (Implement FSM Moore UART Frame Odd Parity Detector - 6pt)

**Description** 

Submission view

## Grade

Reviewed on Monday, 15 April 2024, 4:06 PM by Automatic grade **Grade**: 6.00 / 6.00

Assessment report [-]
[±]Summary of tests

Submitted on Friday, 12 April 2024, 3:04 PM ( Download)

uart\_parity\_odd.v

```
module uart_parity_odd(
                   input clk,
input reset
 4
                   input signal
 5
                   output error
                  output valid);
 6
 8
            parameter BREAK = 'd0;
            parameter IDLE = 'd1;
 9
            parameter START = 'd2;
10
11
            parameter BIT1_EVEN = 'd3;
parameter BIT1_ODD = 'd4;
12
13
            parameter BIT2_EVEN = 'd5;
parameter BIT2_ODD = 'd6;
14
15
             parameter BIT3 EVEN = 'd7;
16
            parameter BIT3_ODD = 'd8;
17
            parameter BIT4_EVEN = 'd9;
parameter BIT4_ODD = 'd10;
parameter PAR_EVEN = 'd11;
18
19
20
21
            parameter PAR_ODD = 'd12;
            parameter STP_EVEN = 'd13;
parameter STP_ODD = 'd14;
22
23
            reg [3:0] state, state_next;
25
            assign valid = (state==STP_ODD);
assign error = (state==STP_EVEN);
26
27
28
29
            always @(posedge clk) begin
30
                  if(reset) begin
    state <= BREAK;</pre>
31
32
                   end else begin
33
                        state <= state_next;</pre>
                   end
34
35
36
37
            always @(*) begin
38
                  state_next = state;
39
                  case(state)
    BREAK: begin
40
41
42
                             if(signal == 1) begin
43
                                    state_next = IDLE;
44
                              end
45
46
                         IDLE: begin
                              if(signal == 0) begin
47
48
                                    state_next = START;
49
                         end
50
                         START: state_next = (signal == 1)?(BIT1_ODD):(BIT1_EVEN);
51
52
                        BIT1_EVEN: state_next = (signal == 1)?(BIT2_ODD):(BIT2_EVEN);
BIT1_ODD: state_next = (signal == 1)?(BIT2_EVEN):(BIT2_ODD);
53
54
55
                        BIT2_EVEN: state_next = (signal == 1)?(BIT3_ODD):(BIT3_EVEN);
BIT2_ODD: state_next = (signal == 1)?(BIT3_EVEN):(BIT3_ODD);
57
58
                        BIT3_EVEN: state_next = (signal == 1)?(BIT4_ODD):(BIT4_EVEN);
BIT3_ODD: state_next = (signal == 1)?(BIT4_EVEN):(BIT4_ODD);
59
60
61
                        BIT4_EVEN: state_next = (signal == 1)?(PAR_ODD):(PAR_EVEN);
BIT4_ODD: state_next = (signal == 1)?(PAR_EVEN):(PAR_ODD);
62
63
64
                        PAR_EVEN: state_next = (signal == 1)?(STP_EVEN):(BREAK);
PAR_ODD: state_next = (signal == 1)?(STP_ODD):(BREAK);
65
66
67
                        STP_EVEN: state_next = (signal == 1)?(IDLE):(START);
STP_ODD: state_next = (signal == 1)?(IDLE):(START);
68
69
70
                   endcase
71
            end
72
      endmodule
```

<u>VPL</u>

You are logged in as Thomas Stirling Valdez (Log out) 5EIBO

Data retention summary