

Computation II: embedded system design (5EIB0)

[Dashbo...](#) / [My cou...](#) / [5E...](#) / [Final Exam 2024...](#) / [Part 2d - 2024-04-12 Finite State Machine \(Implement FSM Moore UART Frame Odd Par...](#)

Part 2d - 2024-04-12 Finite State Machine (Implement FSM Moore UART Frame Odd Parity Detector - 6pt)

 [Description](#)

 Submission view



Grade

Reviewed on Monday, 15 April 2024, 4:06 PM by Automatic grade

Grade: 6.00 / 6.00

Assessment report [-]

[\[+\]](#) **Summary of tests**

 Submitted on Friday, 12 April 2024, 3:04 PM ( [Download](#))

uart_parity_odd.v



```
1 module uart_parity_odd(
2     input clk,
3     input reset,
4     input signal,
5     output error,
6     output valid);
7
8     parameter BREAK = 'd0;
9     parameter IDLE = 'd1;
10    parameter START = 'd2;
11
12    parameter BIT1_EVEN = 'd3;
13    parameter BIT1_ODD = 'd4;
14    parameter BIT2_EVEN = 'd5;
15    parameter BIT2_ODD = 'd6;
16    parameter BIT3_EVEN = 'd7;
17    parameter BIT3_ODD = 'd8;
18    parameter BIT4_EVEN = 'd9;
19    parameter BIT4_ODD = 'd10;
20    parameter PAR_EVEN = 'd11;
21    parameter PAR_ODD = 'd12;
22    parameter STP_EVEN = 'd13;
23    parameter STP_ODD = 'd14;
24    reg [3:0] state, state_next;
25
26    assign valid = (state==STP_ODD);
27    assign error = (state==STP_EVEN);
28
29    always @(posedge clk) begin
30        if(reset) begin
31            state <= BREAK;
32        end else begin
33            state <= state_next;
34        end
35    end
36
37    always @(*) begin
38        state_next = state;
39
40        case(state)
41            BREAK: begin
42                if(signal == 1) begin
43                    state_next = IDLE;
44                end
45            end
46            IDLE: begin
47                if(signal == 0) begin
48                    state_next = START;
49                end
50            end
51            START: state_next = (signal == 1)?(BIT1_ODD):(BIT1_EVEN);
52
53            BIT1_EVEN: state_next = (signal == 1)?(BIT2_ODD):(BIT2_EVEN);
54            BIT1_ODD: state_next = (signal == 1)?(BIT2_EVEN):(BIT2_ODD);
55
56            BIT2_EVEN: state_next = (signal == 1)?(BIT3_ODD):(BIT3_EVEN);
57            BIT2_ODD: state_next = (signal == 1)?(BIT3_EVEN):(BIT3_ODD);
58
59            BIT3_EVEN: state_next = (signal == 1)?(BIT4_ODD):(BIT4_EVEN);
60            BIT3_ODD: state_next = (signal == 1)?(BIT4_EVEN):(BIT4_ODD);
61
62            BIT4_EVEN: state_next = (signal == 1)?(PAR_ODD):(PAR_EVEN);
63            BIT4_ODD: state_next = (signal == 1)?(PAR_EVEN):(PAR_ODD);
64
65            PAR_EVEN: state_next = (signal == 1)?(STP_EVEN):(BREAK);
66            PAR_ODD: state_next = (signal == 1)?(STP_ODD):(BREAK);
67
68            STP_EVEN: state_next = (signal == 1)?(IDLE):(START);
69            STP_ODD: state_next = (signal == 1)?(IDLE):(START);
70        endcase
71    end
72 endmodule
73
```

[VPL](#)

You are logged in as Thomas Stirling Valdez (Log out)

5EIB0

Data retention summary