Computation II: embedded system design (5EIBO)

Dashboard / My courses / 5EIB0 / Final Exam 2024-04-12 / Part 2e - 2024-04-12 Implement a counter with FSM trigger (6pt)

Part 2e - 2024-04-12 Implement a counter with FSM trigger (6pt)

<u>■ Description</u> Submission view

Grade

Reviewed on Monday, 15 April 2024, 3:58 PM by Automatic grade Grade: 6.00 / 6.00

Assessment report % [-]

[<u>+</u>]Summary of tests

Submitted on Friday, 12 April 2024, 4:03 PM (Download)

timer.v

```
module timer(
                   input clk,
                   input reset,
input enable,
                   input [4:0] value,
                   input valid,
output trigger,
                   output[4:0] count);
         reg [4:0] out;
         // reg [4:0] MUX1_next, MUX2_next;
wire [4:0] MUX1, MUX2, out_next;
10
11
         wire complete;
13
         timer_fsm timer_fsm_inst(
14
15
               .clk(clk),
                .reset(reset)
17
                .enable(enable),
               .complete(complete)
18
               .trigger(trigger));
20
21
         assign count = out;
         assign complete = ~(|out);
23
         assign MUX1 = (~complete & enable)?(out - 'd1):(out);
24
25
         assign MUX2 = (valid)?(value):(MUX1);
         assign out_next = (reset)?(5'h0):(MUX2);
27
         always @(posedge clk) begin
  out <= out_next;</pre>
28
29
         end
30
31
     endmodule
```

timer_fsm.v

```
6/30/24, 3:25 PM
```

```
module timer_fsm(
                    input clk.
                    input reset,
 4
                    input enable
                    input complete,
 6
                    output trigger);
          reg [1:0] state, state_next;
parameter IDLE = 'd0;
parameter COUNTING = 'd1;
 8
 9
          parameter COUNTING = 'd
parameter PAUSED = 'd2;
parameter DONE = 'd3;
10
11
12
13
14
          assign trigger = (state == DONE);
15
          always @(posedge clk) begin
16
               if(reset) begin
17
18
                    state <= IDLE;
               end else begin
19
20
                   state <= state_next;</pre>
               end
          end
22
23
          always @(*) begin
25
               state_next = state;
26
               case(state)
27
28
                        if((enable==0) & (complete==0)) begin
    state_next = PAUSED;
end else if((enable==1) & (complete==0)) begin
29
30
31
32
                              state_next = COUNTING;
33
                         end
34
                    COUNTING: begin
                        if((enable==0) & (complete==1)) begin
    state_next = IDLE;
36
37
38
                         end else if((enable==1) & (complete==1)) begin
                        state_next = DONE;
end else if((enable==0) & (complete==0)) begin
39
40
41
                              state_next = PAUSED;
42
43
                    end
44
                    PAUSED: begin
                        if((enable==1) & (complete==1)) begin
45
                        state_next = DONE;
end else if((enable==1) & (complete==0)) begin
46
47
                             state next = COUNTING ;
48
49
                         end else if((enable==0) & (complete==1)) begin
                              state_next = IDLE;
50
                        end
51
52
53
54
                    DONE: begin
                        if(complete==1) begin
55
                              state_next = IDLE;
                         end else if((enable==1) & (complete==0)) begin
57
                             state_next = COUNTING;
                         end else if((enable==0) & (complete==0)) begin
58
59
                              state_next = PAUSED;
60
                         end
                    end
61
62
               endcase
63
          end
64
     endmodule
65
```

VPL

You are logged in as Thomas Stirling Valdez (Log out) 5EIBO

Data retention summary