Computation II: embedded system design (5EIBO)

Dashboa... / My cours... / 5El... / Final Exam 2024-04-... / Part 2a - 2024-04-12 Adding Custom Instruction (Selective Biasing Calculation - ...

Description

Submission view

- Available from: Friday, 12 April 2024, 1:30 PM
- Due date: Friday, 12 April 2024, 4:30 PM
- Requested files: ctrl.v, aluctrl.v, alu.v (Download)

Type of work: Lindividual work

Introduction

The code below performs selctive biasing. Selective biasing checks an image pixel-by-pixel. All the pixels above a threshold are biased down (subtracted) by 100 whereas all the pixels below the threshold are biased up (added) by 100. The C code below handles this with an if-statement resulting in many processor instructions.

To reduce the number of instructions, the C code is modified to use a custom instruction (biasing), giving the following C code:

Add hardware support for the custom instruction (**biasing**) in the current mMIPS implementation by modifying all or some of the provided files (ctrl.v, aluctrl.v and alu.v). You can infer the functionality of **biasing** by comparing the C codes above.

Note: The biasing function code is 0x32.

Debug

For debugging the design, you can use the "\$display" command in the RTL code to print out the values of interest. Note: "\$display" will only work in the debug mode of VPL.

Requested files

ctrl.v

```
// CTRL.V
     11
     // TU/e Eindhoven University Of Technology
     // Eindhoven, The Netherlands
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
 11
     //
 12
             Single cycle controller
 13
 14
     // Version:
 15
     //
             (27-01-2014): initial version
 16
 17
     module CTRL(
 19
              enable.
 20
              en,
 22
              Opcode,
 23
              FunctionCode,
 24
              RegDst,
 25
              Target,
 26
              Branch
 27
              MemRead.
 28
              MemtoReg,
 29
              ALUop,
              MemWrite,
 30
 31
              ALUSrc,
 32
              RegWrite,
 33
34
              SignExtend,
              c4,
 35
              c1,
 36
              c31,
 37
              HiLoWrite,
 38
              AluSel
 39
         );
 40
                  enable;
 41
          input
 42
          output
                  [0:0]
                           en;
 43
          reg
                   [0:0]
                           Opcode:
          input
                  [5:0]
[5:0]
 44
 45
          input
                           FunctionCode;
 46
          output
                  [1:0]
                           RegDst;
 47
          reg
                   [1:0]
                           RegDst;
 48
                  [1:0]
          output
                           Target;
 49
                  [1:0]
                           Target;
          reg
 50
51
          output
                  [1:0]
                           Branch;
          reg
                   [1:0]
                           Branch:
 52
          output
                           MemRead;
                  [1:0]
 53
                  [1:0]
          reg
 54
          output
                  [1:0]
                           MemtoReg;
 55
                          MemtoReg;
          reg
                  [1:0]
 56
          output
                  [4:0]
                           ALUop;
 57
          reg
                   4:0]
                           ALUop;
          output
 58
                  [1:0]
                           MemWrite;
 59
                  [1:0]
                          MemWrite;
          reg
          output
                  [0:0]
                           ALUSrc;
 61
          reg
                   [0:0]
                           ALUSrc;
 62
          output
                  [0:0]
                           RegWrite;
 63
                   [0:0]
                           RegWrite;
          reg
 64
          output
                  [0:0]
                           SignExtend;
 65
          reg
                  [0:0]
                           SignExtend;
          output
 66
                  [31:0]
                           c4;
 67
                  [31:0]
                           c4;
          reg
 68
          output
                  [0:0]
                           c1;
                  [0:0]
 69
          reg
                           c1;
 70
          output
                           c31;
                  [4:0]
 71
                   4:0
                           c31;
          reg
 72
          output
                  [0:0]
                           HiLoWrite;
 73
                  [0:0]
                           HiLoWrite;
          reg
 74
          output
 75
                  [1:0]
                           AluSel;
 76
 78
          always @(Opcode or FunctionCode or enable)
 79
              begin
 80
                  //Write constant 4 to output
 82
                  //Write constant 1 to output
 83
                  c1 = 1'b1;
 84
                  //Write constant 31 to output
c31 = 5'b11111;
 85
 86
 87
                  if (enable == 1)
 89
                      en = 1'b1;
 90
                  else
 91
                      en = 1'b0;
 92
 93
                               = 2'b00;
= 2'b00;
                  RegDst
 94
                  Target
 95
                               = 1'b0;
 96
97
                               = 2'b00;
= 1'b0;
                  MemtoReg
                  RegWrite
 98
                  MemRead
                               = 2'b00;
                               = 2'b00;
= 2'b00;
= 5'b00000;
 99
                  MemWrite
100
                  Branch
101
                  ALUop
                  SignExtend
                              = 1'b0;
```

```
104
                   //Determine the output
105
106
                   0: // R-format instruction: check functioncode
                       case (FunctionCode)
'h8: // Instru
107
108
                                  // Instruction: Jr
109
                                 begin
110
                                     RegDst
                                                    2'b01:
                                                  = 2'b10;
111
                                     Target
112
                                     ALUSrc
                                                    1'b0;
                                     MemtoReg
113
                                                    2'b00:
                                                    1'b0;
                                     RegWrite
114
115
                                     MemRead
                                                    2'b00;
116
                                     MemWrite
                                                    2'b00;
                                                    2'h11:
117
                                     Branch
                                                    5'b00010;
118
                                     ALUop
119
                                     SignExtend
                                                    1'b1;
120
                                     HiLoWrite
                                                    1'h0
                                                  = 2'b00;
121
                                     AluSel
122
                                 end
123
                            'h9:
                                   // Instruction Jalr
124
                                begin
125
                                     RegDst
                                                  = 2'b01;
126
                                                  = 2'b10;
                                     Target
                                                    1'b0;
127
                                     ALUSrc
128
                                     MemtoReg
                                                    2'b00;
129
                                     RegWrite
                                                    1'b1;
                                                    2'b00;
2'b00;
130
                                     MemRead
131
                                     MemWrite
                                                    2'b11;
132
                                     Branch
                                     ALUop
133
                                                    5'b00010;
                                                  = 1'b1;
134
                                     SignExtend
                                                  = 1'b0
135
                                     HiLoWrite
                                                  = 2'b11;
136
                                     AluSel
137
                                 end
                            'h10: // Instruction: Move hi register
138
139
                                begin
140
                                     RegDst
                                                  = 2'b01;
                                                  = 2'b00;
141
                                     Target
                                                    1'b0;
142
                                     ALUSrc
                                                    2'b00;
143
                                     MemtoReg
144
                                     RegWrite
                                                    1'b1;
145
                                     MemRead
                                                    2'b00:
146
                                     MemWrite
                                                    2'b00;
147
                                     Branch
                                                    2'b00;
148
                                     ALUop
                                                    5'b00010;
                                                  = 1'b1;
149
                                     SignExtend
150
                                     HiLoWrite
                                                    1'b0;
151
                                     AluSel
                                                  = 2'b10;
152
                                 end
                            'h12:
                                    // Instruction: Move lo register
153
154
                                 begin
155
                                     RegDst
                                                  = 2'b01;
                                                  = 2'b00;
                                     Target
ALUSrc
156
157
                                                    1'b0;
                                     MemtoReg
158
                                                    2'b00;
159
                                     RegWrite
                                                    1'b1;
                                                    2'b00;
                                     MemRead
160
161
                                     MemWrite
                                                    2'b00;
162
                                     Branch
                                                    2'b00:
                                                    5'b00010;
                                     ALUop
163
                                                  = 1'b1;
164
                                     SignExtend
                                     HiLoWrite
165
                                                  = 2'b01;
166
                                     AluSel
                                 end
167
168
                            'h19:
                                    // Instruction: Multiply unsigned
169
                                 begin
                                     RegDst
170
                                                  = 2'b00; //No destination
171
                                                  = 2'b00;
                                     Target
                                                    1'b0;
2'b00;
172
                                     ALUSrc
173
                                     MemtoReg
                                                    1'b1;
174
                                     RegWrite
175
                                     MemRead
                                                    2'b00;
176
                                     MemWrite
                                                    2'b00:
                                                    2'b00;
177
                                     Branch
178
                                     ALUop
                                                    5'b00010;
179
                                     SignExtend
                                                  = 1'b1;
= 1'b1:
180
                                     HiLoWrite
181
                                     AluSel
                                                  = 2'b00;
182
183
                            default: // Others
184
                                 begin
                                     RegDst
185
                                                  = 2'b01;
                                                  = 2'b00;
= 1'b0;
186
                                     Target
187
                                     ALUSrc
                                     MemtoReg
                                                    2'b00;
188
189
                                     RegWrite
                                                    1'b1;
190
                                     MemRead
                                                    2'b00:
                                                    2'b00;
191
                                     MemWrite
192
                                     Branch
                                                    2'b00;
                                     ALUop
193
                                                    5'b00010;
194
                                     SignExtend
                                                  = 1'b1;
195
                                     HiLoWrite
                                                  = 1'b0;
196
                                     AluSel
197
                                     end
198
                            endcase
199
                       // Instruction: J
200
                        begin
201
                            RegDst
                                         = 2'b00;
                                         = 2'b01;
202
                            Target
203
                            MemtoReg
204
                                           2'b00;
205
                            RegWrite
                                           1'b0:
206
                            MemRead
                                           2'b00;
```

```
207
                            MemWrite
                                          = 2 bee;
208
                                            2'b11;
                             Branch
209
                                            5'b00010;
                            ALUop
210
                             SignExtend
                                          = 1'b1;
211
                                          = 1'b0:
                            HiLoWrite
212
                                            2'b00;
                            AluSel
213
214
                   3:
                        // Instruction; Jal
215
                        begin
216
                             RegDst
                                          = 2'b01;
= 1'b0;
217
                            Target
218
                            ALUSrc
219
                            MemtoReg
                                            2'b00;
220
                             RegWrite
                                            1'b1;
221
                            MemRead
                                            2'b00;
                                            2'b00;
222
                            MemWrite
223
                             Branch
224
                            ALUop
                                            5'b00010;
                                            1'b1;
225
                            SignExtend
                            HiLoWrite
                                            1'b0;
226
227
                             AluSel
                                          = 2'b11;
228
                        end
229
                        // Instruction: BEO
230
                        begin
231
                            RegDst
                                            2'b00;
                            Target
ALUSrc
                                            2'b00;
232
                                            1'b0;
233
234
                             MemtoReg
                                            2'b00;
235
                             RegWrite
                                            1'b0;
                                            2'b00
236
                            MemRead
237
                            MemWrite
                                            2'b00;
                                            2'b01;
5'b00001;
238
                             Branch
239
                            ALUon
240
                             SignExtend
                                          =
                                            1'b1;
241
                             HiLoWrite
                                            1'b0;
242
                            AluSel
                                          = 2'b00;
                        end
243
244
                        // Instruction: BNE
                        begin
RegDst
245
                                          = 2'b00:
246
                                            2'b00;
247
                             Target
248
                            ALUSrc
                                            1'b0;
249
                            MemtoReg
                                            2'b00;
250
                                            1'b0;
                            RegWrite
251
                            MemRead
                                            2'b00;
                                            2'b00;
2'b10;
252
                            MemWrite
253
                            Branch
254
                                            5'b00001;
                            ALUop
255
                             SignExtend
                                          =
                                            1'b1;
256
                            HiLoWrite
                                            1'b0:
                                          = 2'b00;
257
                            AluSel
258
                        end
259
                        // Instruction: ADDIU
260
                        begin
                             RegDst
261
                                          = 2'b00;
262
                             Target
                                            2'b00;
263
                             ALUSrc
                                            1'b1;
                            MemtoReg
                                            2'b00;
264
265
                             RegWrite
                                            1'b1;
266
                            MemRead
                                            2'b00
                                            2'b00:
267
                            MemWrite
                                              'b00;
268
                             Branch
269
                            ALUop
                                            5'b00011;
270
                            SignExtend
                                            1'b1;
271
                                            1'b0;
                            HiLoWrite
272
                                          = 2'b00;
                            AluSel
273
                        end
                   10:
                         // Instruction: SLTI
274
275
                        begin
                             RegDst
                                            2'b00;
                                          = 2'b00;
= 1'b1;
277
                             Target
278
                            ALUSrc
279
                                            2'b00;
                            MemtoReg
280
                             RegWrite
                                            1'b1;
281
                            MemRead
                                            2'b00:
                            MemWrite
                                            2'b00;
282
283
                             Branch
                                            2'b00;
                                            5'b00111;
1'b1;
284
                            ALUop
                             SignExtend
285
                                            1'b0;
286
                            HiLoWrite
287
                            AluSel
                                          = 2'b00;
288
                        end
                         // Instruction: SLTUI
289
290
                        begin
291
                            RegDst
                                          = 2'b00:
                                          = 2'b00;
292
                             Target
                            ALUSrc
                                            1'b1;
293
294
                             MemtoReg
                                            2'b00;
295
                            RegWrite
                                            1'h1:
296
                                            2'b00;
                            MemRead
297
                            MemWrite
                                            2'b00;
298
                            Branch
                                            2'b00
                                            5'b01000:
299
                            ALUop
300
                            SignExtend
                                            1'b1;
                                          = 1'b0;
= 2'b00;
301
                            HiLoWrite
302
                            AluSel
303
                        end
304
                            Instruction: ANDI
305
                        begin
                            RegDst
306
                                          = 2'b00;
307
                             Target
                                          = 2'b00;
308
                             ALUSrc
                                            1'b1;
                                            2'b00;
1'h1·
309
                            MemtoReg
```

```
= 2'b00;
= 1'b0;
= 2'b00;
= 2'b01;
= 2'b00;
= 5'b00000;
= 1'b1;
= 1'b0;
= 2'b00;
                                                   MemtoReg
RegWrite
MemRead
MemWrite
414
415
416
417
418
                                                    Branch
419
420
                                                   ALUop
SignExtend
HiLoWrite
421
422
423
424
425
                                                    AluSel
                                   end
default: //No default case
                                           begin
426
427
                                           end
                                   endcase
428
                           end
429
430
431
           {\tt endmodule}
```

aluctrl.v

```
// ALUCTRL.V
     // TU/e Eindhoven University Of Technology
     // Eindhoven, The Netherlands
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
     //
 12
            ALU controller
 13
 14
     // Version:
 15
     //
            (27-01-2014): initial version
 16
 17
     19
     module ALUCTRL(functionCode, ALUop, Shamt, ALUctrl);
                         functionCode;
 20
         input
                 [5:0]
[4:0]
         input
                          ALUop;
 22
         input
                 [4:0]
                          Shamt;
 23
         output
                 [5:0]
                         ALUctrl:
 24
                 [5:0]
                         ALUctrl;
         reg
 25
 26
         always @(functionCode or ALUop or Shamt)
 27
             begin : aluctrl_thread
  case (ALUop) //synopsys parallel_case
 29
                      'h0:
                             // Add signed
                         ALUctrl = 'h2;
 30
 31
                              // Subtract unsigned
 33
                         ALUctrl = 'h6;
 34
                              // R-type instruction, look to functionCode
 36
                              case (functionCode)
 37
 38
                                   'h0:
                                          // SLL
 39
                                      case (Shamt) //Check shift amount
 40
                                          1:
                                              ALUctrl = 'hA:
 41
 42
 43
                                              ALUctrl = 'hB;
                                          8
 44
 45
                                              ALUctrl = 'hC;
 47
                                              ALUctrl = 'h0;
                                      endcase
 48
 49
                                          // SRL
 50
                                  'h2:
                                      case (Shamt) //Check shift amount
 51
 52
                                          1:
                                              ALUctrl = 'hD;
 54
                                          2:
 55
                                              ALUctrl = 'hE;
 56
 57
                                              ALUctrl = 'hF;
 58
                                          default:
                                              ALUctrl = 'h0;
 59
                                      endcase
 61
                                          // SRA
                                  'h3:
 62
 63
                                      case (Shamt) //Check shift amount
                                              ALUctrl = 'h10;
 65
                                          2:
 66
                                              ALUctrl = 'h11;
 68
                                          8:
                                              ALUctrl = 'h12:
 69
 70
                                          default:
 71
                                              ALUctrl = 'h0;
 72
                                      endcase
 73
 74
                                  'h10: // Move hi register (nop in ALU)
 75
                                      ALUctrl = 'h0;
 76
                                  'h12: // Move hi register (nop in ALU)
 78
                                      ALUctrl = 'h0;
 79
                                        // Multiply unsigned
                                  'h19:
 80
                                      ALUctrl = 'h13;
 82
                                      ALUctrl = 'h2;
 83
                                  'h20:
 85
                                      L: // Add unsigned
ALUctrl = 'h3;
 86
                                  'h21:
 87
 89
                                  'h23:
                                         // Subtract unsigned
                                      ALUctrl = 'h6;
 90
                                         // And
                                  'h24:
 93
                                      ALUctrl = 'h0;
                                  'h25: // Or
 96
                                      ALUctrl = 'h1;
 97
 98
                                  'h26: // Xor
 99
                                      ALUctrl = 'h4;
100
101
                                  'h2A:
                                          //Set-on-less-than (2's complement)
                                      ALUctrl = 'h7;
```

```
'h2B: //Set-on-less-than (unsigned)
   ALUctrl = 'h8;
104
105
106
107
                                       default:
108
                                           ALUctrl = 'h0;
109
                                  endcase
110
                              end
                                  // Add unsigned
111
                          'h3:
112
                             ALUctrl = 6'b000011;
113
114
                             : // And
ALUctrl = 6'b000000;
                          'h4:
115
116
                                 // Or
117
                         'h5:
118
                             ALUctrl = 6'b000001;
119
                             : // Xor
ALUctrl = 6'b000100;
120
121
                         'h6:
122
123
                         'h7:
                                  //Slt
                             ALUctrl = 6'b000111;
124
125
126
                                 //Sltu
127
128
                             ALUctrl = 6'b001000;
                             : //Load upper immediate
ALUctrl = 6'b001001;
129
                          'h9:
130
131
132
                         default:
133
                             ALUctrl = 6'b000000;
                    endcase
134
135
                end
136
137
      endmodule
138
```

alu.v

```
// ALU.V
     //
     // TU/e Eindhoven University Of Technology
     // Eindhoven, The Netherlands
  6
     // Created: 21-11-2013
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
  9
 10
 11
     //
 12
            Arithmetic Logic Unit
 13
 14
     // Version:
 15
     //
            (27-01-2014): initial version
 16
 17
     module ALU(ctrl, a, b, r, r2, z);
  input    [5:0]    ctrl;
  input    [31:0]    a;
 19
 20
 22
          input
                       [31:0]
 23
          output
                       [31:0]
                               r;
 24
                       [31:0]
          reg
 25
          output
                       [31:0]
 26
          reg
                       [31:0]
                               r2;
 27
          output
                       [0:0]
                               z;
                       [0:0]
          reg
 29
                       [31:0] s;
                       [31:0] t;
[31:0] s_int;
[31:0] t_int;
 30
          reg
 31
          reg signed
                      [31:0]
 32
          reg signed
                       [31:0]
 33
          reg
                       [31:0]
                               result
                       [31:0]
 34
          reg
                              result hi;
 35
                       [0:0]
          reg
                               sign;
 36
          reg signed
                      [63:0] c;
 37
         reg
                       [0:0]
                               zero;
 38
 39
         always @(ctrl or a or b)
 40
              {\tt begin} \; : \; {\tt alu\_thread}
 41
 42
                  //Read the inputs
 43
                               = b;
                  t
 44
 45
                  s int
                               = s;
                  t_int
                               = t;
 47
                  result
                  result_hi = 0;
 48
 49
 50
                  \ensuremath{//} Calculate result using selected operation
 51
                  case (ctrl)
   'h0: // And
 52
                          result = s & t;
 54
                              // Or
                       'h1:
 55
 56
                           result = s | t;
 57
                       'h2: // Add signed
 58
 59
                           result = s_int + t_int;
                             // Add unsigned
 61
                       'h3:
                           result = s + t;
 62
 63
 64
                       'h4: // Xor
                           result = s ^ t;
 65
 66
                             // Substract signed
                       'h6:
 68
                           result = s - t;
 69
 70
                               // Set-on-less-than
 71
                           if (s_int < t_int)</pre>
 72
                               result = 1;
 73
                           else
 74
                               result = 0;
 75
                               // Set-on-less-than unsigned
 76
                       'h8:
                           if (s < t)
 78
                               result = 1;
 79
                           else
                               result = 0;
 80
 81
 82
                       'h9:
                               // Load upper immediate
                           result = (t << 16);
 83
 84
 85
                       'hA:
                               // SLL (1 bit)
 86
                          result = (t << 1);
 87
                               // SLL (2 bit)
 89
                          result = (t << 2);
 90
 91
                       'hC:
                               // SLL (8 bit)
 92
                          result = (t << 8);
 93
 94
                       'hD:
                               // SRL (1 bit)
 95
                          result = (t >> 1);
 96
 97
                               // SRL (2 bit)
                       'hE:
 98
                          result = (t >> 2);
 99
                               // SRL (8 bit)
100
                       'hF:
                          result = (t >> 8);
101
102
103
                       'h10: // SRA (1 bit)
```

```
104
                                begin
                                     sign = t[31:31];
result = (t >> 1);
result[31:31] = sign;
105
106
107
108
                               1: // SRA (2 bit)
begin
109
                           'h11:
110
111
                                     sign = t[31:31];
result = (t >> 2);
result[31:30] = {sign, sign};
112
113
114
115
116
                                    // SRA (8 bit)
                           'h12:
117
                                begin
118
                                     sign = t[31:31];
result = (t >> 8);
result[31:24] = {sign, sign, sign, sign, sign, sign, sign};
119
120
121
122
123
                           'h13: //Multu
begin
124
125
                                    c = s * t;
result = c[31:0];
result_hi = c[63:32];
126
127
128
129
130
                           default: //No default case: invallid opcode!
131
132
                                begin
133
134
                      endcase
135
                      // Calculate zero output
136
137
                      if (result == 0)
                      zero = 1;
else
138
139
140
                           zero = 0;
141
                      // Write results to output
142
143
                      r = result;
144
                      r2 = result_hi;
                      z = zero;
145
146
                 end
147
148
      {\tt end module}
149
```

<u>VPL</u>

You are logged in as Thomas Stirling Valdez (Log out) 5EIBO

Data retention summary