



```
0 => 1 => 0 => 1 => 1 => 0 => 0 => 0 => 1 => 1 => 0
```

Print the following after each input stimuli:

```
$display("state %x, out %x", state_display, out);
```

Use the following template for writing the testbench:

```

`timescale 1ns / 1ps

module seq_top_tb();

    <<DECLARE SIGNALS TO DRIVE MODULE seq_top>>

    seq_top seq_top_inst(
        .clk(clk),
        .reset(reset),
        .next(next),
        .in(in),
        .state_display(state_display),
        .out(out));

    <<DECLARE CLOCK>>

    initial begin
        $dumpfile("dut.vcd");
        $dumpvars(0, seq_top_inst);

        <<DECLARE SIGNALS TO INITIALISE clk AND next VALUES>>

        <<DECLARE SIGNALS TO RESET seq_top>>

        $display("state %x, out %x", state_display, out);

```

```

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 1 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 1 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 1 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 1 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 1 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);

        <<INPUT 0 TO in AND TOGGLE next>>

        $display("state %x, out %x", state_display, out);
        #100
    $finish;

```

```
end  
endmodule
```

**STRICT NOTE:** Just change the portions marked in red in the tesbench template. Also, make sure to deassert **next** (**next** = 1b'0) after every state transition.

## Debug

Click on the symbol marked below to see the waveforms produced by your design. Please note that if your code has an error that prevents it being simulated it will not produce any waveforms.



## Requested files

seq\_top\_tb.v

```
1 | timescale 1ns / 1ps
2
3 module seq_top_tb();
4
5     <<DECLARE SIGNALS TO DRIVE MODULE seq_top>>
6
7     seq_top seq_top_inst(
8         .clk(clk),
9         .reset(reset),
10        .next(next),
11        .in(in),
12        .state_display(state_display),
13        .out(out));
14
15     <<DECLARE CLOCK>>
16
17     initial begin
18         $dumpfile("dut.vcd");
19         $dumpvars(0, seq_top_inst);
20
21         <<DECLARE SIGNALS TO INITIALISE clk AND next VALUES>>
22
23
24         <<DECLARE SIGNALS TO RESET seq_top>>
25
26         $display("state %x, out %x", state_display, out);
27
28         <<INPUT 0 TO in AND TOGGLE next>>
29
30         $display("state %x, out %x", state_display, out);
31
32         <<INPUT 1 TO in AND TOGGLE next>>
33
34         $display("state %x, out %x", state_display, out);
35
36         <<INPUT 0 TO in AND TOGGLE next>>
37
38         $display("state %x, out %x", state_display, out);
39
40         <<INPUT 1 TO in AND TOGGLE next>>
41
42         $display("state %x, out %x", state_display, out);
43
44         <<INPUT 1 TO in AND TOGGLE next>>
45
46         $display("state %x, out %x", state_display, out);
47
48         <<INPUT 0 TO in AND TOGGLE next>>
49
50         $display("state %x, out %x", state_display, out);
51
52         <<INPUT 0 TO in AND TOGGLE next>>
53
54         $display("state %x, out %x", state_display, out);
55
56         <<INPUT 0 TO in AND TOGGLE next>>
57
58         $display("state %x, out %x", state_display, out);
59
60         <<INPUT 1 TO in AND TOGGLE next>>
61
62         $display("state %x, out %x", state_display, out);
63
64         <<INPUT 1 TO in AND TOGGLE next>>
65
66         $display("state %x, out %x", state_display, out);
67
68         <<INPUT 0 TO in AND TOGGLE next>>
69
70         $display("state %x, out %x", state_display, out);
71         #100
72         $finish;
73     end
74 endmodule
```

[VPL](#)

You are logged in as Thomas Stirling Valdez (Log out)

5EIB0

Data retention summary