## Computation II: embedded system design (5EIBO)

Dashboard / My courses / 5EIB0 / Final Exam 2024-04-12 / Part 2f - 2024-04-12 Implement UART Re-transmission Module (6pt)

Part 2f - 2024-04-12 Implement UART Re-transmission Module (6pt)

■ <u>Description</u> ■ Submission view

## Grade

Reviewed on Monday, 15 April 2024, 4:02 PM by Automatic grade Grade: 0.00 / 6.00

Assessment report % [-]

[±]Test 1: Meets Reference Specification

[±]Summary of tests

Submitted on Friday, 12 April 2024, 4:29 PM ( Download)

uart\_retrans.v

```
module uart_retrans(
                  input clk,
                  input reset,
                  input ack,
                  input signal.
                  output trigger,
                  output valid,
 8
                  output error.
                  output request_resend,
                  output[4:0] resend_count);
        reg [4:0] out;
11
12
         timer timer_inst(
    .clk(clk),
14
15
               .reset(reset),
16
               .enable(1),
18
               .value(5'h8)
               .valid(valid),
19
21
               .trigger(trigger));
22
23
         uart_retrans_fsm uart_retrans_fsm_inst(
25
               .clk(clk),
26
               .reset(reset),
               .frame_valid(frame_valid),
28
               .parity_error(parity_error),
29
               .timeout(timeout),
31
               .error(error),
32
               .request_resend(request_resend),
33
               .valid(valid));
34
35
         uart_parity_even uart_parity_even_inst(
    .clk(clk),
36
38
               .reset(reset)
39
               .signal(signal),
40
               .error(error)
41
               .valid(valid));
42
43
         assign count = out;
         assign complete = ~(|out);
45
         assign MUX1 = (~complete & enable)?(out - 'd1):(out);
assign MUX2 = (valid)?(value):(MUX1);
46
         assign out_next = (reset)?(5'h0):(MUX2);
49
         always @(posedge clk) begin
50
              out <= out_next;
52
         end
53
     endmodule
```

uart\_retrans\_fsm.v

```
6/30/24, 3:26 PM
```

```
module uart_retrans_fsm(
                      input clk,
                      input reset,
 4
                      input ack,
                      input ,
 6
                      input,
                      input,
 8
                      output error,
 9
                      output request resend,
10
                      output valid);
11
          reg [2:0] state, state_next;
parameter WAIT_ = 'd0;
parameter WAIT_RESEND1 = 'd1;
12
13
14
          parameter WAIT_RESEND2 = 'd2;
parameter ERROR = 'd3;
parameter RELEASE_ = 'd4;
15
16
17
18
          always @(posedge clk) begin
  if(reset & ~(valid &) begin
19
20
                      state <= IDLE;</pre>
                end else begin
22
23
                     state <= state_next;</pre>
24
                end
25
           end
26
          always @(*) begin
27
                state_next = state;
29
                case(state)
30
31
                     WAIT_: begin
32
                           if((enable==0) & (complete==0)) begin
33
                           state_next = PAUSED;
end else if((enable==1) & (complete==0)) begin
34
                                state_next = COUNTING;
36
                           end
                      end
37
38
                     WAIT_RESEND1: begin
                           if((enable==0) & (complete==1)) begin
    state_next = IDLE;
end else if((enable==1) & (complete==1)) begin
39
40
41
42
                                state_next = DONE;
                           end else if((enable==0) & (complete==0)) begin
state_next = PAUSED;
43
44
45
                           end
46
                      end
                     WAIT_RESEND2: begin
47
                           if((enable==1) & (complete==1)) begin
48
                           state_next = DONE;
end else if((enable==1) & (complete==0)) begin
    state_next = COUNTING;
end else if((enable==0) & (complete==1)) begin
49
50
51
52
53
                                state_next = IDLE;
                           end
54
55
                      ERROR: begin
57
                           if(complete==1) begin
                           state_next = IDLE;
end else if((enable==1) & (complete==0)) begin
58
59
60
                                state_next = COUNTING;
61
                           end else if((enable==0) & (complete==0)) begin
                                state_next = PAUSED;
62
                           end
64
                      end
65
                      RELEASE : begin
66
                           if(complete==1) begin
67
                                state_next = IDLE;
                           end else if((enable==1) & (complete==0)) begin
    state_next = COUNTING;
68
69
70
                           end else if((enable==0) & (complete==0)) begin
71
                                state_next = PAUSED;
72
                           end
73
74
                endcase
           end
75
76
      endmodule
```

**VPL** 

You are logged in as Thomas Stirling Valdez (Log out) 5EIBO

Data retention summary