Computation II: embedded system design (5EIB0)

Description

Submission view

Part 2a: 2020-04-16 Adding Custom Instructions (Horizontal Gradient Calculation - 1pt)

Avaliable from: Thursday, 16 April 2020, 1:30 PM Due date: Thursday, 16 April 2020, 3:25 PM Requested files: ctrl.v, aluctrl.v, alu.v (Download)

Type of work: Individual work

Introduction

}

A Sobel filter is an application used in image processing and computer vision, particularly within edge detection algorithms where it creates an image emphasising edges. It uses two 3X3 kernels which are convoluted with the original image to calculate approximations of the derivatives – one for horizontal changes, and one for vertical. The C code below only calculates the horizontal gradient. This code results in many processor instructions.

```
#define WIDTH
               32
#define HEIGHT 32
void main(void)
{
   int a, b, result;
   unsigned char *buf_i = (unsigned char*)0x401000, *buf_o = (unsigned char*)0x402000;
   for (a = 1; a < HEIGHT - 1; a++)
    {
       for (b = 1; b < WIDTH - 1; b++)
           /* Horizontal Gradient */
            result=(
                         1*(int)buf_i[(a - 1) * WIDTH + b - 1] +
                         2*(int)buf_i[(a - 1) * WIDTH + b
                         1*(int)buf_i[(a - 1) * WIDTH + b + 1] +
                         -1*(int)buf_i[(a + 1) * WIDTH + b - 1] +
                        -2*(int)buf_i[(a + 1) * WIDTH + b ] +
                        -1*(int)buf_i[(a + 1) * WIDTH + b + 1]);
            // Clipping Operation
            if(result < 0) buf_o[a * WIDTH + b] = 0;
            else if (result > 255) buf_o[a * WIDTH + b] = 255;
            else buf_o[a * WIDTH + b] = result;
       }
   }
```

To reduce the number of instructions, the C code is modified to use two custom instructions (hgradient1, hgradient2), giving the following C code:

```
#define WIDTH
                32
#define HEIGHT 32
#define hgradient1(p, q) ((p) + ((q) - *(int *) 0x12344321)) //HEX Code: 0x32
#define hgradient2(p, q) ((p) + ((q) + *(int *) 0x12344321)) //HEX Code: 0x30
void main(void)
{
    int a, b, result;
    int temp1, temp2;
    int p, q, r;
    int max = 255;
    unsigned char *buf_i = (unsigned char*)0x401000, *buf_o = (unsigned char*)0x402000;
    for (a = 1; a < HEIGHT - 1; a++)
        for (b = 1; b < WIDTH - 1; b++)
        {
            /* Horizontal Gradient */
             p=(int)buf_i[(a-1) * WIDTH + b - 1];
             q=(int)buf_i[(a - 1) * WIDTH + b];
             r=(int)buf_i[(a-1) * WIDTH + b + 1];
             temp1= hgradient1(q,r); // 2*q + r
             temp1= p + temp1;
             p=(int)buf_i[(a + 1) * WIDTH + b - 1];
             q=(int)buf_i[(a + 1) * WIDTH + b];
             r=(int)buf_i[(a + 1) * WIDTH + b + 1];
             temp2= hgradient1(q,r); // 2*q + r
             temp2 = p + temp2;
             buf_o[a * WIDTH + b] = hgradient2(temp1, temp2); // clip(temp1 - temp2)
        }
   }
}
```

Assignment

Add hardware support for the custom instructions (**hgradient1** and **hgradient2**) in the current mMIPS implementation by modifying all or some of the provided files (ctrl.v, aluctrl.v and alu.v).

You can infer the functionality of hgradient1 and hgradient2 by comparing the C code above. The important information is summarised below:

hgradient1

Instruction function code 0x32

Equivalent C function:

```
int hgradient1(int q, int r) {
   return (2 * q) + r;
}
```

hgradient2

Instruction function code 0x30

Equivalent C function:

```
int hgradient2(int temp1, int temp2) {
   int result = temp1 - temp2;

if (result > 255) {
    result = 255;
} else if (result < 0) {
    result = 0;
}

return result;
}</pre>
```

Requested files

ctrl.v

```
1
     2
    // CTRL.V
 3
    //
 4
    // TU/e Eindhoven University Of Technology
 5
    // Eindhoven, The Netherlands
 6
 7
    // Created: 21-11-2013
 8
    // Author: Bergmans, G (g.bergmans@student.tue.nl)
 9
    // Based on work by Sander Stuijk
10
    //
    // Function:
11
12
    //
        Single cycle controller
13
    //
    // Version:
14
15
    //
        (27-01-2014): initial version
16
    //
17
    18
19
     module CTRL(
20
         enable,
21
         en,
22
         Opcode,
         FunctionCode,
23
24
         RegDst,
25
         Target,
26
         Branch,
27
         MemRead,
28
         MemtoReg,
29
         ALUop,
30
         MemWrite,
31
         ALUSrc,
32
         RegWrite,
33
         SignExtend,
34
         c4,
35
         c1,
36
         c31,
37
         HiLoWrite,
38
         AluSel
39
       );
40
       input enable;
41
42
       output [0:0] en;
43
       reg [0:0] en;
44
       input [5:0] Opcode;
45
       input [5:0] FunctionCode;
46
       output [1:0] RegDst;
47
       reg [1:0] RegDst;
48
       output [1:0] Target;
49
       reg [1:0] Target;
50
       output [1:0] Branch;
51
       reg [1:0] Branch;
52
       output [1:0] MemRead;
       reg [1:0] MemRead;
53
54
       output [1:0] MemtoReg;
55
       reg [1:0] MemtoReg;
56
       output [4:0] ALUop;
57
       reg [4:0] ALUop;
58
       output [1:0] MemWrite;
59
       reg [1:0] MemWrite;
60
       output [0:0] ALUSrc;
61
       reg [0:0] ALUSrc;
62
       output [0:0] RegWrite;
63
       reg [0:0] RegWrite;
64
       output [0:0] SignExtend;
65
       reg [0:0] SignExtend;
66
       output [31:0] c4;
67
       reg [31:0] c4;
68
       output [0:0] c1;
69
       reg [0:0] c1;
70
       output [4:0] c31;
71
       reg [4:0] c31;
72
       output [0:0] HiLoWrite;
73
       reg [0:0] HiLoWrite;
74
       output [1:0] AluSel;
```

```
75
             [1:0] AluSel;
        reg
 76
 77
 78
        always @(Opcode or FunctionCode or enable)
 79
          begin
 80
 81
            //Write constant 4 to output
            82
 83
            //Write constant 1 to output
 84
            c1 = 1'b1;
 85
            //Write constant 31 to output
 86
            c31 = 5'b111111;
 87
 88
            if (enable == 1)
 89
               en = 1'b1;
 90
            else
 91
               en = 1'b0;
 92
 93
            RegDst = 2'b00;
 94
            Target
                     = 2'b00;
 95
            ALUSrc = 1'b0;
 96
            MemtoReg = 2'b00;
 97
            RegWrite = 1'b0;
            MemRead = 2'b00;
 98
 99
            MemWrite = 2'b00;
100
            Branch
                     = 2'b00;
101
            ALUop
                      = 5'b000000;
102
            SignExtend = 1'b0;
103
104
            //Determine the output
            case (Opcode)
105
106
            0: // R-format instruction: check functioncode
107
               case (FunctionCode)
                 'h8: // Instruction: Jr
108
109
                   begin
110
                     RegDst
                              = 2'b01;
111
                     Target
                            = 2'b10;
112
                     ALUSrc = 1'b0;
113
                     MemtoReg = 2'b00;
                     RegWrite = 1'b0;
114
115
                     MemRead = 2'b00;
116
                     MemWrite = 2'b00;
117
                     Branch = 2'b11;
                     ALUop
118
                               = 5'b00010;
119
                     SignExtend = 1'b1;
120
                     HiLoWrite = 1'b0;
121
                     AluSel = 2'b00;
122
                   end
123
                 'h9: // Instruction Jalr
124
                   begin
125
                     RegDst
                              = 2'b01;
126
                     Target
                             = 2'b10;
127
                     ALUSrc
                              = 1'b0;
128
                     MemtoReg = 2'b00;
129
                     RegWrite = 1'b1;
130
                     MemRead = 2'b00;
                     MemWrite = 2'b00;
131
132
                     Branch
                             = 2'b11;
133
                     ALUop
                               = 5'b00010;
134
                     SignExtend = 1'b1;
135
                     HiLoWrite = 1'b0;
                     AluSel
136
                             = 2'b11;
137
                   end
                 'h10: // Instruction: Move hi register
138
139
                   begin
140
                     RegDst
                              = 2'b01;
                     Target = 2'b00;
141
                     ALUSrc
                              = 1'b0;
142
                     MemtoReg = 2'b00;
143
144
                     RegWrite = 1'b1;
                     MemRead = 2'b00;
145
                     MemWrite = 2'b00;
146
147
                     Branch = 2'b00;
148
                     ALUop
                               = 5'b00010;
```

```
149
                     SignExtend = 1'b1;
150
                     HiLoWrite = 1'b0;
151
                     AluSel = 2'b10;
152
                   end
153
                 'h12: // Instruction: Move lo register
154
                   begin
155
                     RegDst = 2'b01;
156
                     Target = 2'b00;
                     ALUSrc = 1'b0;
157
                     MemtoReg = 2'b00;
158
                     RegWrite = 1'b1;
159
                     MemRead = 2'b00;
160
                     MemWrite = 2'b00;
161
162
                     Branch = 2'b00;
163
                     ALUop
                               = 5'b00010;
                     SignExtend = 1'b1;
164
165
                     HiLoWrite = 1'b0;
166
                     AluSel = 2'b01;
167
                   end
168
                 'h19: // Instruction: Multiply unsigned
169
                     RegDst
170
                              = 2'b00; //No destination
                             = 2'b00;
171
                     Target
                     ALUSrc = 1'b0;
172
                     MemtoReg = 2'b00;
173
                     RegWrite = 1'b1;
174
                     MemRead = 2'b00;
175
                     MemWrite = 2'b00;
176
                     Branch = 2'b00;
177
178
                     ALUop
                               = 5'b00010;
179
                     SignExtend = 1'b1;
180
                     HiLoWrite = 1'b1;
                     AluSel = 2'b00;
181
182
                   end
                 default: // Others
183
184
                   begin
185
                     RegDst
                              = 2'b01;
186
                     Target = 2'b00;
                     ALUSrc = 1'b0;
187
                     MemtoReg = 2'b00;
188
                     RegWrite = 1'b1;
189
                     MemRead = 2'b00;
190
                     MemWrite = 2'b00;
191
192
                     Branch = 2'b00;
193
                     ALUop
                               = 5'b00010;
194
                     SignExtend = 1'b1;
195
                     HiLoWrite = 1'b0;
196
                     AluSel
                             = 2'b00;
197
                     end
198
                 endcase
            2: // Instruction: J
199
200
               begin
201
                 RegDst
                          = 2'b00;
202
                 Target = 2'b01;
203
                 ALUSrc = 1'b0;
204
                 MemtoReg = 2'b00;
205
                 RegWrite = 1'b0;
206
                 MemRead = 2'b00;
                 MemWrite = 2'b00;
207
208
                 Branch
                         = 2'b11;
209
                 ALUop
                           = 5'b00010;
210
                 SignExtend = 1'b1;
                 HiLoWrite = 1'b0;
211
212
                 AluSel = 2'b00;
213
               end
214
            3: // Instruction; Jal
215
               begin
                         = 2'b10;
216
                 RegDst
                 Target = 2'b01;
217
                 ALUSrc = 1'b0;
218
                 MemtoReg = 2'b00;
219
220
                 RegWrite = 1'b1;
                 MemRead = 2'b00;
221
222
                 MemWrite = 2'b00;
```

```
223
                 Branch
                          = 2'b11;
224
                 ALUop
                           = 5'b00010;
225
                 SignExtend = 1'b1;
226
                 HiLoWrite = 1'b0;
                 AluSel = 2'b11;
227
228
               end
229
            4: // Instruction: BEQ
230
               begin
                 RegDst = 2'b00;
231
                 Target = 2'b00;
232
                 ALUSrc = 1'b0;
233
                 MemtoReg = 2'b00;
234
                 RegWrite = 1'b0;
235
                 MemRead = 2'b00;
236
                 MemWrite = 2'b00;
237
                 Branch = 2'b01;
238
239
                 ALUop
                           = 5'b00001;
                 SignExtend = 1'b1;
240
241
                 HiLoWrite = 1'b0;
242
                 AluSel = 2'b00;
243
               end
244
             5: // Instruction: BNE
245
               begin
246
                 RegDst
                          = 2'b00;
                 Target = 2'b00;
247
                 ALUSrc = 1'b0;
248
                 MemtoReg = 2'b00;
249
250
                 RegWrite = 1'b0;
                 MemRead = 2'b00;
251
                 MemWrite = 2'b00;
252
                 Branch
                         = 2'b10;
253
254
                 ALUop
                           = 5'b00001;
255
                 SignExtend = 1'b1;
256
                 HiLoWrite = 1'b0;
                 AluSel
257
                        = 2'b00;
258
               end
            9: // Instruction: ADDIU
259
260
               begin
                 RegDst
                          = 2'b00;
261
                 Target = 2'b00;
262
                 ALUSrc = 1'b1;
263
                 MemtoReg = 2'b00;
264
                 RegWrite = 1'b1;
265
                 MemRead = 2'b00;
266
267
                 MemWrite = 2'b00;
268
                 Branch
                         = 2'b00;
269
                 ALUop
                           = 5'b00011;
270
                 SignExtend = 1'b1;
271
                 HiLoWrite = 1'b0;
272
                 AluSel = 2'b00;
273
               end
274
             10: // Instruction: SLTI
275
               begin
276
                 RegDst
                          = 2'b00;
277
                 Target = 2'b00;
278
                 ALUSrc = 1'b1;
279
                 MemtoReg = 2'b00;
280
                 RegWrite = 1'b1;
281
                 MemRead = 2'b00;
282
                 MemWrite = 2'b00;
283
                 Branch
                         = 2'b00;
284
                 ALUop
                           = 5'b00111;
285
                 SignExtend = 1'b1;
286
                 HiLoWrite = 1'b0;
287
                 AluSel = 2'b00;
288
               end
289
             11: // Instruction: SLTUI
290
               begin
                 RegDst
                          = 2'b00;
291
                 Target = 2'b00;
292
293
                 ALUSrc = 1'b1;
294
                 MemtoReg = 2'b00;
                 RegWrite = 1'b1;
295
                 MemRead = 2'b00;
296
```

```
297
                 MemWrite = 2'b00;
298
                 Branch
                         = 2'b00;
299
                 ALUop
                           = 5'b01000;
                 SignExtend = 1'b1;
300
                 HiLoWrite = 1'b0;
301
                 AluSel = 2'b00;
302
303
               end
            12: // Instruction: ANDI
304
305
               begin
                 RegDst
                         = 2'b00;
306
                 Target = 2'b00;
307
                 ALUSrc = 1'b1;
308
                 MemtoReg = 2'b00;
309
                 RegWrite = 1'b1;
310
                 MemRead = 2'b00;
311
                 MemWrite = 2'b00;
312
                         = 2'b00;
313
                 Branch
314
                 ALUop
                           = 5'b00100;
                 SignExtend = 1'b0;
315
316
                 HiLoWrite = 1'b0;
317
                 AluSel = 2'b00;
318
               end
            13: // Instructino: ORI
319
320
               begin
                 RegDst
                          = 2'b00;
321
                 Target = 2'b00;
322
                 ALUSrc
                         = 1'b1;
323
                 MemtoReg = 2'b00;
324
                 RegWrite = 1'b1;
325
                 MemRead = 2'b00;
326
                 MemWrite = 2'b00;
327
328
                 Branch
                         = 2'b00;
329
                 ALUop
                           = 5'b00101;
                 SignExtend = 1'b0;
330
                 HiLoWrite = 1'b0;
331
332
                 AluSel = 2'b00;
333
               end
            14: // Instruction: XORI
334
335
               begin
                          = 2'b00;
336
                 RegDst
                 Target = 2'b00;
337
                 ALUSrc = 1'b1;
338
                 MemtoReg = 2'b00;
339
                 RegWrite = 1'b1;
340
                 MemRead = 2'b00;
341
                 MemWrite = 2'b00;
342
                 Branch
                         = 2'b00;
343
344
                 ALUop
                           = 5'b00110;
345
                 SignExtend = 1'b0;
346
                 HiLoWrite = 1'b0;
347
                 AluSel
                         = 2'b00;
               end
348
349
            15: // Instruction: LUI
350
               begin
351
                 RegDst
                          = 2'b00;
352
                 Target = 2'b00;
353
                 ALUSrc
                         = 1'b1;
354
                 MemtoReg = 2'b00;
355
                 RegWrite = 1'b1;
356
                 MemRead = 2'b00;
                 MemWrite = 2'b00;
357
                 Branch
                         = 2'b00;
358
359
                 ALUop
                           = 5'b01001;
360
                 SignExtend = 1'b1;
                 HiLoWrite = 1'b0;
361
362
                 AluSel = 2'b00;
363
               end
364
            32: //Instruction: LB
365
               begin
366
                          = 2'b00;
                 RegDst
                 Target = 2'b00;
367
                 ALUSrc = 1'b1;
368
369
                 MemtoReg = 2'b10;
370
                 RegWrite = 1'b1;
```

```
371
                 MemRead = 2'b10;
                 MemWrite = 2'b00;
372
                 Branch = 2'b00;
373
                           = 5'b00000;
374
                 ALUop
                 SignExtend = 1'b1;
375
376
                 HiLoWrite = 1'b0;
                 AluSel = 2'b00;
377
378
               end
             35: // Instruction: LW
379
380
               begin
                 RegDst = 2'b00;
381
                 Target = 2'b00;
382
                 ALUSrc = 1'b1;
383
                 MemtoReg = 2'b01;
RegWrite = 1'b1;
384
385
                 MemRead = 2'b01;
MemWrite = 2'b00;
386
387
                 Branch = 2'b00;
388
                          = 5'b00000;
389
                 ALUop
                 SignExtend = 1'b1;
390
391
                 HiLoWrite = 1'b0;
392
                 AluSel = 2'b00;
393
               end
394
             40: // Instruction: SB
395
               begin
396
                 RegDst
                          = 2'b00;
                 Target = 2'b00;
397
                 ALUSrc = 1'b1;
398
399
                 MemtoReg = 2'b00;
                 RegWrite = 1'b0;
400
                 MemRead = 2'b00;
MemWrite = 2'b10;
401
402
403
                 Branch = 2'b00;
404
                 ALUop
                          = 5'b00000;
405
                 SignExtend = 1'b1;
406
                 HiLoWrite = 1'b0;
407
                 AluSel = 2'b00;
408
               end
409
             43: // Instruction: SW
410
               begin
411
                 RegDst
                          = 2'b00;
412
                 Target = 2'b00;
                 ALUSrc = 1'b1;
413
414
                 MemtoReg = 2'b00;
                 RegWrite = 1'b0;
415
                 MemRead = 2'b00;
416
                 MemWrite = 2'b01;
417
                 Branch = 2'b00;
418
                           = 5'b00000;
419
                 ALUop
420
                 SignExtend = 1'b1;
                 HiLoWrite = 1'b0;
421
                 AluSel = 2'b00;
422
423
               end
             default: //No default case
424
425
               begin
426
               end
             endcase
427
428
           end
```

aluctrl.v

```
2
     // ALUCTRL.V
 3
     //
 4
     // TU/e Eindhoven University Of Technology
 5
     // Eindhoven, The Netherlands
 6
 7
     // Created: 21-11-2013
 8
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
 9
     // Based on work by Sander Stuijk
10
     //
     // Function:
11
        ALU controller
12
     //
13
     //
     // Version:
14
15
     //
         (27-01-2014): initial version
16
     //
17
     18
     module ALUCTRL(functionCode, ALUop, Shamt, ALUctrl);
19
20
       input [5:0] functionCode;
21
       input [4:0] ALUop;
22
       input [4:0] Shamt;
23
       output [5:0] ALUctrl;
24
       reg [5:0] ALUctrl;
25
26
       always @(functionCode or ALUop or Shamt)
27
          begin: aluctrl_thread
28
            case (ALUop) //synopsys parallel_case
29
               'h0: // Add signed
30
                 ALUctrl = 'h2;
31
               'h1: // Subtract unsigned
32
                 ALUctrl = 'h6;
33
34
35
              'h2: // R-type instruction, look to functionCode
36
                 begin
37
                   case (functionCode)
38
                      'h0: // SLL
39
                        case (Shamt) //Check shift amount
40
                          1:
41
                             ALUctrl = 'hA;
                          2:
42
43
                             ALUctrl = 'hB;
44
                          8:
45
                             ALUctrl = 'hC;
46
                          default:
47
                             ALUctrl = 'h0;
48
                        endcase
49
50
                      'h2: // SRL
                        case (Shamt) //Check shift amount
51
52
                          1:
53
                             ALUctrl = 'hD;
                          2:
54
                             ALUctrl = 'hE;
55
56
                          8:
57
                             ALUctrl = 'hF;
58
                          default:
59
                             ALUctrl = 'h0;
60
                        endcase
61
62
                      'h3: // SRA
63
                        case (Shamt) //Check shift amount
64
                          1:
65
                             ALUctrl = 'h10;
                          2:
66
67
                             ALUctrl = 'h11;
68
                          8:
69
                             ALUctrl = 'h12;
70
                          default:
71
                             ALUctrl = 'h0;
72
                        endcase
73
74
                      'h10: // Move hi register (nop in ALU)
```

```
75
                          ALUctrl = 'h0;
 76
 77
                       'h12: // Move hi register (nop in ALU)
 78
                          ALUctrl = 'h0;
 79
                       'h19: // Multiply unsigned
 80
                          ALUctrl = 'h13;
 81
 82
                       'h20: // Add signed
 83
                          ALUctrl = 'h2;
 84
 85
                       'h21: // Add unsigned
 86
 87
                          ALUctrl = 'h3;
 88
                       'h23: // Subtract unsigned
 89
 90
                          ALUctrl = 'h6;
 91
                       'h24: // And
 92
 93
                          ALUctrl = 'h0;
 94
 95
                       'h25: // Or
 96
                          ALUctrl = 'h1;
 97
 98
                       'h26: // Xor
 99
                          ALUctrl = 'h4;
100
101
                       'h2A: //Set-on-less-than (2's complement)
102
                          ALUctrl = 'h7;
103
104
                       'h2B: //Set-on-less-than (unsigned)
105
                          ALUctrl = 'h8;
106
107
                       default:
108
                          ALUctrl = 'h0;
109
                     endcase
110
                  end
                'h3: // Add unsigned
111
                  ALUctrl = 6'b000011;
112
113
114
                'h4: // And
                  ALUctrl = 6'b000000;
115
116
117
                'h5: // Or
                  ALUctrl = 6'b000001;
118
119
120
                'h6: // Xor
121
                  ALUctrl = 6'b000100;
122
123
                'h7: //SIt
                  ALUctrl = 6'b000111;
124
125
                'h8: //Sltu
126
127
                  ALUctrl = 6'b001000;
128
129
                'h9: //Load upper immediate
                   ALUctrl = 6'b001001;
130
131
132
                default:
133
                   ALUctrl = 6'b000000;
134
              endcase
135
           end
136
      endmodule
137
138
```

```
1
     2
     // ALU.V
 3
     //
 4
     // TU/e Eindhoven University Of Technology
 5
     // Eindhoven, The Netherlands
 6
 7
     // Created: 21-11-2013
 8
     // Author: Bergmans, G (g.bergmans@student.tue.nl)
 9
     // Based on work by Sander Stuijk
10
     //
     // Function:
11
12
     //
         Arithmetic Logic Unit
13
     //
     // Version:
14
15
     //
         (27-01-2014): initial version
16
     //
17
     18
19
     module ALU(ctrl, a, b, r, r2, z);
20
        input
                [5:0] ctrl;
21
                 [31:0] a;
        input
22
        input
                 [31:0] b;
23
        output
                 [31:0] r;
24
        reg
                [31:0] r;
25
        output
                 [31:0] r2;
26
        reg
                [31:0] r2;
27
        output
                 [0:0] z;
28
        reg
                [0:0] z;
29
        reg
                [31:0] s;
30
        reg
                [31:0] t;
31
        reg signed [31:0] s_int;
32
        reg signed [31:0] t_int;
33
        reg
                [31:0] result;
34
        reg
                [31:0] result_hi;
35
        reg
                [0:0] sign;
36
        reg signed [63:0] c;
37
        reg
                [0:0] zero;
38
39
        always @(ctrl or a or b)
40
          begin: alu_thread
41
42
             //Read the inputs
43
             s
                    = a;
44
             t
                    = b;
                     = s;
45
             s int
46
             t int
                     = t;
47
             result
                   = 0;
48
             result hi = 0;
49
            // Calculate result using selected operation
50
51
             case (ctrl)
52
               'h0: // And
53
                 result = s & t;
54
55
               'h1: // Or
56
                 result = s \mid t;
57
58
               'h2: // Add signed
59
                  result = s_int + t_int;
60
61
               'h3: // Add unsigned
62
                  result = s + t;
63
64
               'h4: // Xor
65
                  result = s ^ t;
66
67
               'h6: // Substract signed
68
                 result = s - t;
69
70
               'h7: // Set-on-less-than
71
                 if (s int < t int)
72
                    result = 1;
73
74
                    result = 0;
```

```
75
 76
                 'h8: // Set-on-less-than unsigned
 77
                   if (s < t)
 78
                      result = 1;
 79
                    else
 80
                      result = 0;
81
82
                 'h9: // Load upper immediate
83
                   result = (t << 16);
84
85
                 'hA: // SLL (1 bit)
86
                   result = (t << 1);
87
88
                 'hB: // SLL (2 bit)
 89
                   result = (t << 2);
 90
 91
                 'hC: // SLL (8 bit)
 92
                   result = (t << 8);
 93
 94
                 'hD: // SRL (1 bit)
                   result = (t >> 1);
 95
96
97
                 'hE: // SRL (2 bit)
98
                   result = (t >> 2);
99
100
                 'hF: // SRL (8 bit)
101
                   result = (t >> 8);
102
103
                 'h10: // SRA (1 bit)
                   begin
104
105
                      sign = t[31:31];
106
                      result = (t >> 1);
107
                      result[31:31] = sign;
108
                    end
109
110
                 'h11: // SRA (2 bit)
111
                   begin
112
                      sign = t[31:31];
113
                      result = (t >> 2);
114
                      result[31:30] = {sign, sign};
115
                    end
116
117
                 'h12: // SRA (8 bit)
118
                   begin
119
                      sign = t[31:31];
120
                      result = (t >> 8);
121
                      result[31:24] = {sign, sign, sign, sign, sign, sign, sign, sign};
122
                    end
123
124
                 'h13: //Multu
125
                   begin
126
                      c = s * t;
127
                      result = c[31:0];
128
                      result_hi = c[63:32];
129
                    end
130
                 default: //No default case: invallid opcode!
131
132
                   begin
                    end
133
134
              endcase
135
136
              // Calculate zero output
137
              if (result == 0)
138
                 zero = 1;
139
              else
140
                 zero = 0;
141
              // Write results to output
142
143
              r = result;
144
              r2 = result_hi;
145
              z = zero;
146
            end
147
148
      endmodule
```

VPL

■ Part 1: 2020-04-16 Final Exam - Theory (ENABLES PROCTORING) (Remotely Proctored)

Part 2b: 2020-04-16 Finite State Machine (Write Testbench for Mealy One Accumulator - 3pt) ▶

Return to: Final Exam 2020... ◆