Computation II: embedded system design (5EIBO)

Dashboard / My courses / 5EIB0 / Final Exam 2022-04-21

/ Part 2a: 2022-04-21 Adding Custom Instructions (Selective Biasing Calculation - 1pt)

Description

Submission view

Part 2a: 2022-04-21 Adding Custom Instructions (Selective Biasing Calculation - 1pt)

Due date: Thursday, 21 April 2022, 5:45 PM

■ Requested files: ctrl.v, aluctrl.v, alu.v (Download)

Type of work: A Individual work

Introduction

The code below performs selctive biasing. Selective biasing checks an image pixel-by-pixel. All the pixels above a threshold are biased down (subtracted) by 100 whereas all the pixels below the threshold are biased up (added) by 100. The C code below handles this with an if-statement resulting in many processor instructions.

To reduce the number of instructions, the C code is modified to use a custom instruction (biasing), giving the following C code:

Assignment

Add hardware support for the custom instruction (**biasing**) in the current mMIPS implementation by modifying all or some of the provided files (ctrl.v, aluctrl.v and alu.v). You can infer the functionality of **biasing** by comparing the C codes above.

Note: The biasing function code is 0x32.

Debug

For debugging the design, you can use the "\$display" command in the RTL code to print out the values of interest. Note: "\$display" will only work in the debug mode of VPL.

Requested files

ctrl.v

```
//
           TU/e Eindhoven University Of Technology
           Eindhoven, The Netherlands
  6
7
          Created: 21-11-2013
          Author: Bergmans, G (g.bergmans@student.tue.nl)
Based on work by Sander Stuijk
  8
 10
 11
                Single cycle controller
 12
13
 14
15
       // Version:
               (27-01-2014): initial version
 16
17
       18
 19
       module CTRL(
 20
                 enable,
en,
 21
                 Opcode
 22
23
24
25
                 FunctionCode,
                 RegDst,
                 Target,
 26
27
                 Branch,
MemRead
 28
29
                 MemtoReg
                 ALUop,
 30
31
                 MemWrite,
                 ALUSrc,
 32
33
                 RegWrite
                 SignExtend,
 34
35
                 c4,
                 c1,
 36
                 c31
                 HiLoWrite,
 37
 38
39
                 AluSel
           );
 40
            input
                      enable;
 41
 42
            output
                      [0:0]
                                en;
 43
44
45
            reg
                                en;
                       [5:0]
[5:0]
                                Opcode;
FunctionCode;
            input
            input
 46
47
                       [1:0
[1:0
                                RegDst;
RegDst;
            output
            reg
 48
            output
                       1:0
                                Target;
 49
50
            reg
output
                       1:0
                                Target:
                      [1:0]
                                Branch;
                       [1:0]
[1:0]
[1:0]
 51
52
            reg
output
                                Branch:
 53
54
55
56
            reg
                                MemRead;
                       [1:0
[1:0
            output
                                MemtoReg;
            reg
                                MemtoReg:
                                ALUop;
            output
 57
58
                                ALUop;
MemWrite;
MemWrite;
            reg
output
                      [4:0
[1:0
 59
60
            reg
output
                       1:0
                                ALUSrc;
 61
62
            reg
output
                       0:0
                                ALUSrc:
                       [0:0
[0:0
                                RegWrite
 63
64
            reg output
                                RegWrite:
                                SignExtend;
 65
            reg
output
                       0:0
                                SignExtend; c4;
                      [31:0]
 66
 67
68
            reg
output
                       [31:0]
[0:0]
                                c4;
c1;
 69
70
71
72
            reg
output
                       ดิด
                                c1;
c31;
                      [4:0]
[0:0]
[0:0]
[1:0]
            reg output
                                c31:
                                HiLoWrite;
 73
74
            reg
output
                                HiLoWrite;
                                AluSel;
 75
76
            reg
                      [1:0]
                                AluSel;
 77
78
            always @(Opcode or FunctionCode or enable)
 79
                 begin
 80
                      81
 82
                      //Write constant 1 to output
c1 = 1'b1;
 84
                      //Write constant 31 to output
c31 = 5'b11111;
 85
 86
                      if (enable == 1)
    en = 1'b1;
 88
                      else
 90
                           en = 1'b0;
 92
 93
                      RegDst
                                     = 2'b00;
= 2'b00;
                      Target
                                     = 1'b0;
= 2'b00;
 95
                      ALUSTO
 96
97
                      MemtoReg
                                     = 1'b0;
= 2'b00;
                      RegWrite
 98
                      MemRead
                      MemWrite = 2'b00;
Branch = 2'b00;
ALUop = 5'b00000;
SignExtend = 1'b0;
 99
100
101
102
103
                      //Determine the output
104
                      o: // R-format instruction: check functioncode
105
106
                           case (FunctionCode)
'h8: // Instru
107
108
109
                                        // Instruction: Jr
                                     begin
110
                                          RegDst
                                                          = 2'b01;
= 2'b10;
```

```
1'b0;
2'b00;
112
113
                                           MemtoReg
                                           RegWrite
                                                            1'b0;
2'b00;
114
115
                                           MemRead
116
                                           MemWrite
117
                                           Branch
                                                            2'h11
                                                            5'b00010;
1'b1;
1'b0;
                                           ALUop
118
119
120
                                          SignExtend
HiLoWrite
121
                                          AluSel
                                                          = 2'b00;
                                     end
122
                                 'h9:
                                        // Instruction Jalr
123
                                     begin
124
125
                                          RegDst
                                                          = 2'h01:
                                                            2'b10;
126
                                           Target
                                          ALUSrc
MemtoReg
                                                            1'b0;
2'b00;
127
128
                                                            1'b1;
2'b00;
129
                                           RegWrite
                                           MemRead
130
131
                                           MemWrite
                                                            2'b00
                                                            2'b11;
                                           Branch
132
133
                                          ALUop
SignExtend
                                                            5'b00010;
1'b1;
134
                                                         = 1'b0;
= 2'b11;
135
                                          HiLoWrite
136
                                          AluSel
                                     end
                                 'h10:
                                         // Instruction: Move hi register
138
                                     begin
139
                                          RegDst
                                                          = 2'b01;
140
                                           Target
                                                            2'b00;
                                           ALUSrc
                                                            1'b0:
142
                                           MemtoReg
                                                            2'b00;
                                           RegWrite
                                                            1'b1;
144
                                           MemRead
                                                            2'b00
                                                            2'b00;
                                           MemWrite
146
147
                                           Branch
                                                            2'b00;
5'b00010;
1'b1;
148
                                          ALUon
149
                                           SignExtend
150
151
                                          HiLoWrite
                                                            1'b0:
                                           AluSel
                                                            2'b10;
152
                                     end
                                'h12:
                                         // Instruction: Move lo register
153
154
155
                                     begin
                                                            2'b01;
2'b00;
1'b0;
                                           RegDst
156
157
                                          Target
ALUSrc
                                                            2'b00;
1'b1;
2'b00;
158
                                          MemtoReg
RegWrite
159
160
                                           MemRead
                                           MemWrite
161
162
163
                                                            2'haa
                                          Branch
                                           ALUop
                                                            5'b00010;
164
                                          SignExtend
HiLoWrite
                                                         =
                                                            1'b1;
1'b0;
165
166
                                          AluSel
                                                          = 2'b01;
                                     end
167
                                 'h19:
168
                                         // Instruction: Multiply unsigned
                                     begin
169
                                          RegDst
                                                          = 2'b00; //No destination
170
                                                            2'b00;
                                           Target
171
172
                                           ALUŠrc
                                                            1'b0:
                                                            2'b00;
                                           MemtoReg
173
174
                                          RegWrite
MemRead
                                                            1'b1;
2'b00;
175
                                           MemWrite
                                                            2'b00
                                                            2'b00;
177
                                           Branch
178
                                           ALUop
                                                            5'b00010;
1'b1;
                                          SignExtend
HiLoWrite
179
180
                                                            1'b1:
                                                          = 2'b00;
                                          AluSel
181
182
                                     end
                                default: // Others
183
                                     begin
184
                                          RegDst
185
                                                            2'h01:
                                          Target
ALUSrc
                                                            2'b00;
1'b0;
186
187
                                                            2'b00;
1'b1;
188
                                           MemtoReg
189
                                           RegWrite
190
                                           MemRead
                                                            2'b00;
2'b00;
191
                                           MemWrite
                                           Branch
                                                            2'b00
192
                                                            5'b00010;
193
                                          ALUop
194
                                           SignExtend
                                                            1'b0;
2'b00;
195
                                          HiLoWrite
                                           AluSel
196
197
                                           end
198
                                endcase
                           // Instruction: J
199
200
                           begin
201
                                RegDst
                                                    'b00:
                                                    'b01;
                                Target
202
                                               = 1'b0;
= 2'b00
203
                                ALUSrc
                                MemtoReg
                                                    'b00;
204
                                RegWrite
MemRead
                                               = 1'b0;
= 2'b00
205
206
207
                                MemWrite
                                                  2'haa:
                                Branch
                                                    b11
208
209
210
                                ALUop
                                                  5'b00010:
                                               = 1'b1;
                                SignExtend
211
                                HiLoWrite
                                                  1'h0
                                                  2'b00;
                                AluSel
212
213
214
                           end
                           // Instruction; Jal
                           begin
RegDst
215
                                                  2'b10:
216
                                Target
ALUSrc
                                               = 2'b01;
= 1'b0;
217
218
                                MemtoReg
                                               = 2'b00
                                               = 1'b1;
220
                                RegWrite
                                                 2'b00;
2'b00;
                                MemRead
222
                                MemWrite
```

```
טו מווכוו
                                                = 5'b00010;
= 1'b1;
                                 ALUop
SignExtend
224
225
                                                = 1'b0;
= 2'b11;
226
                                HiLoWrite
                                AluSel
227
228
                            // Instruction: BEO
229
                           begin
RegDst
230
                                                = 2'b00;
231
                                                  2'b00;
1'b0;
232
                                 Target
ALUSrc
233
                                                  2'b00;
1'b0;
                                 MemtoReg
                                 RegWrite
235
                                                  2'b00;
2'b00;
236
                                 MemRead
                                 MemWrite
237
                                 Branch
                                                  2'b01;
5'b00001;
238
239
                                 ALUop
                                                = 1'b1;
= 1'b0;
240
                                 SignExtend
241
                                 HiLoWrite
242
                                 AluSel
                                                  2'b00;
                           end
243
244
                            // Instruction: BNE
245
                           begin
246
                                 RegDst
                                                   2'b00;
                                                  2'b00;
1'b0;
247
248
                                 Target
ALUSrc
                                 MemtoReg
249
                                                   2'b00
                                 RegWrite
MemRead
                                                = 1'b0;
= 2'b00;
250
251
                                 MemWrite
252
253
                                 Branch
                                                   2'h10:
254
                                 ALUop
                                                   5'b00001;
255
256
                                SignExtend
HiLoWrite
                                                = 1'b1;
= 1'b0;
257
                                AluSel
                                                = 2'b00
                           end
258
259
                      9:
                           // Instruction: ADDIU
260
                           begin
                                                = 2'b00:
                                 RegDst
261
                                 Target
ALUSrc
                                                     'b00;
262
263
                                                = 1'b1;
= 2'b00;
                                 MemtoReg
264
                                 RegWrite
MemRead
                                                  1'b1;
2'b00;
265
266
267
                                 MemWrite
                                                   2'b00
                                                   2'b00;
                                 Branch
268
                                                  5'b00011;
1'b1;
                                 ALUop
                                 SignExtend
270
271
                                 HiLoWrite
                                                = 1'b0;
= 2'b00;
272
                                 AluSel
                      10:
                                Instruction: SLTI
274
                           begin
                                 RegDst
                                                  2'b00:
276
                                                  2'b00;
1'b1;
                                 Target
278
279
                                 MemtoReg
                                                   2'b00;
                                                = 1'b1:
280
                                 RegWrite
281
                                                  2'b00;
2'b00;
282
                                 MemWrite
                                                  2'b00;
5'b00111;
283
                                 Branch
284
                                 ALUon
285
                                 SignExtend
286
                                 HiLoWrite
                                 AluSel
287
288
                           end
                                Instruction: SLTUI
289
290
291
                                 RegDst
                                                  2'b00;
2'b00;
                                 Target
ALUSrc
292
293
                                 MemtoReg
294
295
                                                   2'b00;
                                 RegWrite
                                                   1'b1;
296
                                 MemRead
                                                   2'b00
297
                                 MemWrite
298
                                 Branch
                                                   2'haa
                                                   5'b01000;
                                 ALUop
299
                                                = 1'b1;
= 1'b0;
300
                                 SignExtend
                                                = 1'b0;
= 2'b00;
                                 HiLoWrite
301
302
                                 AluSel
                           end
303
304
                      12:
                             // Instruction: ANDI
                           begin
305
306
                                 RegDst
                                                = 2'b00;
= 2'b00;
                                 Target
307
                                                = 1'b1;
= 2'b00
= 1'b1;
308
                                                   2'b00;
                                 MemtoReg
309
310
                                 RegWrite
                                                = 2'b00;
                                 MemRead
311
                                 MemWrite
                                                     'b00
                                                   2'b00;
                                 Branch
313
314
                                 ALUop
                                                = 5'b00100;
= 1'b0;
                                 SignExtend
315
                                                = 1'b0;
= 2'b00;
316
317
                                 AluSel
318
                             // Instructino: ORI
                      13:
319
                           begin
320
                                 RegDst
                                                  2'h00:
321
322
                                 Target
                                                  2'b00;
                                                   1'b1;
323
                                 ALUSTO
324
                                                   1'b1:
325
                                 RegWrite
326
                                 MemRead
                                                = 2'b00
327
                                 MemWrite
                                                  2'b00;
5'b00101;
328
                                 Branch
329
330
                                 ALUon
                                 SignExtend
                                                   1'b0;
                                                = 1'b0;
= 2'b00;
331
                                HiLoWrite
                                 AluSel
332
333
                             // Instruction: XORI
334
```

```
5/1/22, 11:37 AM
                                   Computation II: embedded system design (5EIB0) Part 2a: 2022-04-21 Adding Custom Instructions (Selective Biasing Calcul...
                                           RegDst
        336
337
                                                           = 2'b00:
                                          Target
                                                           = 2'b00;
= 1'b1;
        338
339
                                           MemtoReg
                                                              1'b1;
2'b00;
2'b00;
        340
                                           RegWrite
MemRead
        341
        342
343
                                           MemWrite
                                           Branch
                                          ALUop
SignExtend
                                                              5'b00110:
        344
        345
        346
347
                                           HiLoWrite
                                                              1'h0
                                           AluSel
                                                              2'b00;
        348
349
                                     end
                                       // Instruction: LUI
                                     begin
RegDst
        350
                                                           = 2'b00;
= 2'b00;
= 1'b1;
        351
        352
353
                                           Target
ALUSrc
                                          MemtoReg
RegWrite
MemRead
MemWrite
        354
355
                                                              2'b00:
                                                              1'b1;
                                                           = 2'b00
        356
                                                              2'b00;
        357
                                           Branch
                                                              2'haa
                                           ALUop
                                                              5'b01001;
        359
                                          SignExtend
HiLoWrite
                                                           = 1'b1;
= 1'b0;
        360
        361
        362
                                           AluSel
                                                              2'b00;
                                     end
        363
        364
                                32:
                                       //Instruction: LB
        365
                                     begin
                                                             2'b00;
2'b00;
        366
                                           RegDst
                                           Target
ALUSrc
MemtoReg
        367
                                                              1'b1;
2'b10;
        368
        369
                                           RegWrite
MemRead
                                                              1'b1;
        371
                                                              2'b10:
                                                              2'b00;
2'b00;
        372
                                           MemWrite
                                           Branch
        373
                                                              5'b00000;
1'b1;
        374
                                           ALUop
                                           SignExtend
        375
376
                                           HiLoWrite
                                                           = 2'b00;
        377
                                           AluSel
        378
                                          Instruction: LW
                                35:
        379
                                       //
        380
                                     begin
                                                           = 2'b00:
                                           RegDst
        381
                                                           = 2'b00;
= 2'b00;
= 1'b1;
= 2'b01;
        382
                                           Target
ALUSrc
        383
384
                                           MemtoReg
        385
386
                                          RegWrite
MemRead
                                                              1'b1;
        387
388
                                           MemWrite
                                                           = 2'b00
                                                              2'b00;
5'b00000;
                                           Branch
        389
                                          ALUop
                                           SignExtend
                                                           = 1'b1;
        390
                                                           = 1'b0;
= 2'b00;
        391
392
                                           HiLoWrite
                                           AluSel
                                     end
//
        393
                                          Instruction: SB
        394
        395
                                     begin
                                           RegDst
                                                           = 2'b00;
        396
                                           Target
ALUSrc
                                                             2'b00;
1'b1;
        397
        398
                                                           = 2'b00;
= 1'b0;
        399
                                           MemtoReg
RegWrite
        400
        401
                                           MemRead
                                                              2'b00
                                           MemWrite
                                                              2'b10;
        402
        403
                                           Branch
                                                             2'b00;
5'b00000;
        404
                                           ALUop
                                          SignExtend
HiLoWrite
                                                              1'b1;
1'b0;
        405
        406
        407
                                           AluSel
                                                           = 2'b00;
        408
                                     end
        409
                                43:
                                          Instruction: SW
                                                          = 2'b00;
= 2'b00;
= 1'b1
                                     begin
        410
        411
                                           RegDst
        412
                                           Target
        413
                                           ALUSrc
                                                              2'b00;
1'b0;
2'b00;
        414
                                           MemtoReg
        415
                                           RegWrite
        416
417
                                           MemRead
                                                              2'b01;
2'b00;
                                           MemWrite
        418
                                           Branch
                                                           = 5'b00000;
= 1'b1;
        419
                                          ALUop
SignExtend
        420
        421
        422
423
                                           AluSel
                                                           = 2'b00:
                                     end
                                default: //No default case
        424
```

aluctrl.v

425

426

427

428 429 430

431

begin

end endcase

end

endmodule

```
//
// TU/e Eindhoven University Of Technology
          Eindhoven, The Netherlands
      // Created: 21-11-2013
// Author: Bergmans, G
         Author: Bergmans, G (g.bergmans@student.tue.nl)
Based on work by Sander Stuijk
 10
      // Function:
 11
              ALU controller
 12
 14
15
      // Version:
              (27-01-2014): initial version
 16
17
      18
      module ALUCTRL(functionCode, ALUop, Shamt, ALUctrl);
 19
 20
           input
input
                    [5:0]
[4:0]
                              functionCode;
                              ALUop;
 21
                    [4:0]
[5:0]
 22
           input
                              Shamt:
                              ALUctrl
           output
 23
 24
25
                     [5:0]
                              ALUctrl;
           always @(functionCode or ALUop or Shamt)
  begin : aluctrl_thread
 26
27
                    case (ALUop) //synopsys parallel_case
   'h0: // Add signed
        ALUctrl = 'h2;
 29
 30
 31
                              : // Subtract unsigned ALUctrl = 'h6;
 33
 34
35
                                   // R-type instruction, look to functionCode
                              begin
                                   case (functionCode)
 37
 38
39
                                            : // SLL
case (Shamt) //Check shift amount
                                        'h0:
                                                 1
                                                      ALUctrl = 'hA;
 41
 42
                                                 2:
 43
44
45
                                                      ALUctrl = 'hB;
                                                 8:
                                                      ALUctrl = 'hC;
 46
47
                                                      ALUctrl = 'h0;
                                            endcase
 49
50
                                                 // SRL
                                            case (Shamt) //Check shift amount
 51
52
                                                 1
 53
54
55
                                                      ALUctrl = 'hD;
                                                 2:
                                                      ALUctrl = 'hE;
 56
                                                 8:
 57
58
                                                      ALUctrl = 'hF;
 59
60
                                                      ALUctrl = 'h0:
                                            endcase
 61
62
                                            case (Shamt) //Check shift amount
 63
64
                                                 1:
 65
                                                      ALUctrl = 'h10;
 66
                                                      ALUctrl = 'h11;
 67
                                                 8:
 68
 69
70
71
72
                                                      ALUctrl = 'h12;
                                                 default:
                                                     ALUctrl = 'h0;
                                            endcase
 73
74
                                            0: // Move hi register (nop in ALU)
ALUctrl = 'h0;
 75
76
77
78
                                            2: // Move hi register (nop in ALU)
ALUctrl = 'h0;
                                            9: // Multiply unsigned
ALUctrl = 'h13;
                                        'h19:
 80
 82
                                        'h20: // Add signed
ALUctrl = 'h2;
 84
                                        'h21: // Add unsigned
 86
                                            ALUctrl = 'h3;
 88
                                            3: // Subtract unsigned ALUctrl = 'h6;
                                        'h23:
 90
                                                 // And
 92
                                        'h24:
 93
                                            ALUctrl = 'h0;
 94
 95
                                        'h25:
                                                 // Or
                                            ALUctrl = 'h1;
 96
97
                                                // Xor
 98
                                        'h26:
                                            ALUctrl = 'h4;
100
                                            A: //Set-on-less-than (2's complement)
ALUctrl = 'h7;
101
102
103
                                            B: //Set-on-less-than (unsigned)
ALUctrl = 'h8;
104
                                        'h2B:
105
106
107
                                            ALUctrl = 'h0:
108
                                   endcase
109
110
                              end
                          'h3: // Add unsigned
```

alu.v

```
//
// TU/e Eindhoven University Of Technology
          Eindhoven, The Netherlands
  6
7
      // Created: 21-11-2013
// Author: Bergmans, G
       // Author: Bergmans, G (g.bergmans@student.tue.nl)
// Based on work by Sander Stuijk
  8
 10
       // Function:
 11
               Arithmetic Logic Unit
 12
       // Version:
 14
15
              (27-01-2014): initial version
 16
17
       18
       module ALU(ctrl, a, b, r, r2, z);
 19
                           [5:0]
[31:0]
[31:0]
 20
           input
input
                                    ctrl;
a;
 21
 22
            input
                                    b:
            output
                           [31:0]
 23
                                     r;
 24
25
            reg
output
                           [31:0]
                           [31:0]
[31:0]
 26
27
            reg output
                                    r2;
z;
 28
29
            reg
                           [0:0]
            reg
 30
            reg
                            31:0]
                                    s_int;
t_int;
result;
            reg signed
                           [31:0]
[31:0]
 31
 32
33
            reg signed
                           [31:0]
            reg
 34
35
                           [31:0]
[0:0]
                                    result_hi;
                                    sign;
            reg
                           [63:0]
[0:0]
            reg signed
                                    c;
zero;
 37
           reg
           always @(ctrl or a or b)
 39
 40
                 begin : alu_thread
 41
                      //Read the inputs
 43
44
                                    = a;
= b;
                      s int
 45
                                     = s;
                      t_int
result
 47
 48
                      result_hi = 0;
 49
                      // Calculate result using selected operation
                      case (ctrl)
'h0: // And
result = s & t;
 51
52
 53
54
55
                                     // Or
                           'h1:
 56
                               result = s | t;
 57
58
                           'h2: // Add signed result = s_int + t_int;
 59
 60
                                 // Add unsigned
 61
62
                           'h3:
                               result = s + t;
 63
64
                           'h4: // Xor
                               result = s ^ t;
 65
 66
                               : // Substract signed result = s - t;
 67
                           'h6:
 68
 69
                                     // Set-on-less-than
 70
71
72
                               if (s_int < t_int)
result = 1;
 73
74
                                else
                                     result = 0;
 75
76
                           'h8:
                                     // Set-on-less-than unsigned
                               if (s < t)
result = 1;
 77
78
                                else
                                     result = 0;
 80
 81
                               : // Load upper immediate result = (t << 16);
 82
                           'h9:
 84
                               : // SLL (1 bit)
result = (t << 1);
 85
 86
                               : // SLL (2 bit) result = (t << 2);
 88
                           'hB:
 90
                           'hC: // SLL (8 bit) result = (t << 8);
 92
 93
                               : // SRL (1 bit) result = (t >> 1);
                           'hD:
 94
 95
 96
97
                               : // SRL (2 bit) result = (t >> 2);
 98
                                     // SRL (8 bit)
                           'hF:
100
                                result = (t >> 8);
101
102
                           'h10: // SRA (1 bit)
103
                                begin
104
                                    sign = t[31:31];
result = (t >> 1);
result[31:31] = sign;
105
106
107
                                end
108
109
                           'h11: // SRA (2 bit)
begin
110
```

```
sign = t[31:31];
result = (t >> 2);
result[31:30] = {sign, sign};
112
113
114
115
116
                                         2: // SRA (8 bit) begin
117
118
                                   'h12:
                                               sign = t[31:31];
result = (t >> 8);
result[31:24] = {sign, sign, sign, sign, sign, sign, sign, sign};
119
120
121
122
123
124
125
126
                                   'h13:
                                                //Multu
                                         begin
                                               in
  c = s * t;
  result = c[31:0];
  result_hi = c[63:32];
127
128
129
130
                                  default: //No default case: invallid opcode!
   begin
131
132
133
                                         end
134
135
136
                            endcase
                            // Calculate zero output
if (result == 0)
   zero = 1;
138
                            else
zero = 0;
139
140
141
                             // Write results to output
142
143
                            r = result;
r2 = result_hi;
144
145
146
                      end
147
         endmodule
148
149
```

VPL

→ Part 1: 2022-04-21 Final Exam - Theory

Jump to...

Part 2b - 2022-04-21 Finite State Machine (Write testbench for FSM Moore Sequence Detector - 3pt) ►