x

Computation II: embedded system design (5EIB0)

📅 **Available from**
📅 **Due date**
🛡 **Requested files**
Type of work

Assignment

Universal Asynchronous Receiver/Transmitter (UART) is a simple serial protocol that is commonly used to communicate between two devices that do not share the same synchronous clock. Data is communicated as frames from one device to the other device along a single wire. The line is idle when it is high. The start of a frame is signalled by pulling the line low for a single data bit duration. This is followed by 8 data bits (this number can vary between implementations, but we will consider 8 here) that can be high or low, representing a byte of data in binary. This must be immediately followed by the stop bit where the line is held high for at least a single data bit duration. A break signal can be communicated by pulling the line low, such that the stop bit is not signalled.

In this assignment you will debug a Verilog implementation of a Finite State Machine (FSM) to detect correctly formed UART frames of data with the following specifications. Including the clock (clk) and reset signals, the implemented FSM will have 3 input signals and 1 output signal.

x   x

reset=1'b0

break

valid=1'b0

signal=1'b1

idle

valid=1'b0

signal=1'b0

start

valid=1'b0

bit1

valid=1'b0

bit2

valid=1'b0

bit3

valid=1'b0

signal=1'b0

bit4

valid=1'b0

signal=1'b1

signal=1'b0

The clk input signal is 1-bit wide, the reset input signal is 1-bit wide and the signal input signal is 1-bit wide. The state elements of the FSM are to capture their inputs on the positive clock (clk) edge and reset their state when the synchronous reset signal is high. A reset can be asserted (synchronously) at any time causing all state elements to reset and hence a transition to the initial state.

The valid output signal is 1-bit wide. Initial values of the output signals upon reset are shown in the FSM diagram.

Your solution will be tested using bounded model checking against a golden reference implementation. The model checking software will stop at the earliest moment that your implementation diverges from the behaviour of the golden reference implementation. If a divergence takes place, a waveform will be created showing a trace of the module signals resulting in the divergent state. This waveform also shows the behaviour of the golden reference (REF) so that you can see what your implementation (DUT) should have done differently.

Please note that the golden reference implementation supersedes all other implementation descriptions. If the output from your solution implementation does not diverge from the golden reference implementation then your solution is marked as correct. Otherwise, your solution is incorrect and you should use the waveform that is produced to assist you to correct your implementation.

Requested files

uart.v

```verilog
1   module uart (
2       input clk,
3       input reset,
4       input signal,
5       output valid
6   );
7
8   // define unique constants to identify each state
9   localparam BREAK = 4'd0;
10  localparam IDLE = 4'd1;
11  localparam START = 4'd2;
12  localparam BIT1 = 4'd3;
13  localparam B1T2 = 4'd4;
14  localparam BIT3 = 4'd5;
15  localparam BIT4 = 4'd6;
16  localparam BIT5 = 4'd7;
17  localparam BIT6 = 4'd8;
18  localparam BIT7 = 4'd9;
19  localparam BIT8 = 4'd10;
20
21  // declare verilog variables of type reg for use in always blocks
22  // <name>_r is used to infer a register in the clocked always block
23  // <name>_nxt is used assign the next state of the register in the combinational always block
24  reg [3 : 0] state_r, state_nxt;
25  reg valid_r, valid_nxt;
26
27  // clock synchronous always block will only be evaluated on the positive edge of the clock
28  // only use non-blocking assignments (<=) in this block
29  always @(posedge reset) begin
30      // check for the reset signal on the clk edge, infering a synchronous reset
31      // if the module is not being reset, assign all of the derived combinational <name>_nxt values to <name>_r
32      // if the module is being reset, assign initial constant values to the <name>_r variables
33      // this will infer a register for <name>_r if it is assigned defined values at all times
34      // otherwise an unintentional latch will be inferred
35      if (clk == 1'b0) begin
36          // module is not being reset
37          // assign all of the derived combinational <name>_nxt values to the respective <name>_r
38          state_r <= state_nxt;
39          valid_r <= valid_nxt;
40      end else begin
41          // module is being reset
42          // assign constant values to each <name>_r variable
43          state_r <= IDLE;
44          valid_r <= 1'b0;
45      end
46  end
47
48  // combinational always block will evaluate whenever any signal in its sensitivity list changes
49  // here we use the wildcard * sensitivity list, which means that the list will be inferred from the assignments in the block
50  // only use blocking assignments (=) in this block
51  always @(*) begin
52      // make sure that <name>_nxt signals are always defined to avoid latches
53      // to ensure register elements minimally retain their last value, assign each <name>_nxt its respective <name>_r value
54      state_nxt = state_r;
55      valid_nxt = valid_r;
56
57      // case statement is used to perform different logical derivations depending on current state
58      // state_r stores the current state of this FSM
59      // the unique state identifiers that were defined near the top of this file are used to identify the current state
60      case (state_nxt)
61          // state_r will remain constant between positive clock edges
62          // only one unique state can match at any time
63          BREAK: // evaluate logic for state BREAK
64          begin
65              valid_nxt = 1'b0;
66              if (signal == 1'b1)
67              begin
68                  state_nxt = IDLE;
69              end
70          end
71
72          IDLE: // evaluate logic for state IDLE
73          begin
74              valid_nxt = 1'b0;
75              if (signal == 1'b0)
76              begin
77                  state_nxt = START;
78              end
79          end
80
81          START: // evaluate logic for state START
82          begin
83              valid_nxt = 1'b0;
84              state_nxt = BIT1;
85          end
86
87          BIT1: // evaluate logic for state BIT1
88          begin
89              valid_nxt = 1'b0;
90              state_nxt = BIT3;
91          end
92
93          BIT2: // evaluate logic for state BIT2
94          begin
95              valid_nxt = 1'b0;
96              state_nxt = BIT4;
97          end
98
99          BIT4: // evaluate logic for state BIT4
100         begin
101             valid_nxt = 1'b0;
102             state_nxt = BIT8;
103         end
```

```verilog
104
105         BIT5: // evaluate logic for state BIT5
106         begin
107             valid_nxt = 1'b0;
108             state_nxt = BIT5;
109         end
110
111         BIT6: // evaluate logic for state BIT6
112         begin
113             valid_nxt = 1'b0;
114             state_nxt = BIT7;
115         end
116
117         BIT7: // evaluate logic for state BIT7
118         begin
119         begin
120             valid_nxt = 1'b0;
121             if (signal == 1'b0)
122             begin
123                 state_nxt = IDLE;
124             end
125             else if (signal == 1'b1)
126             begin
127                 state_nxt = BIT8;
128             end
129         end
130         end
131
132
133
134         STOP: // evaluate logic for state STOP
135         begin
136             valid_nxt = 1'b0;
137             if (signal == 1'b1)
138             begin
139                 state_nxt = START;
140             end
141             else if (signal == 1'b0)
142             begin
143                 state_nxt = IDLE;
144             end
145         end
146
147         default: // should not be reachable if the state register is initialised and updated correctly
148         begin
149             valid_nxt = 1'b0;
150             state_nxt = BREAK;
151         end
152     endcase
153 end
154
155 // assign values to output ports
156 assign valid = state_nxt;
157
158 endmodule
159
```

VPL