

Computation II: embedded system design (5EIB0)


[Dashbo...](#) / [My cour...](#) / [5EI...](#) / [Practice Assessment 2024-0...](#) / [Part 2c: 2024-04-05 Finite State Machine \(Debugging Soda Vending Machi...](#)



 Description

 [Submission](#)

 [Edit](#)

 [Submission view](#)

 **Available from:** Friday, 5 April 2024, 2:00 PM


 **Requested files:** vending_machine.v ( [Download](#))


Type of work:  Individual work

Assignment

The figure below shows the state transition diagram of a Finite State Machine(FSM) which describes the functionality of a soda vending machine. The machine sells soda cans that cost **€2** each. Also, the machine accepts only three types of currency denominations: **€1, €2 and €5**. The machine determines when to dispense a can and also, returns the required change. In this assignment you will debug a Verilog implementation of its Finite State Machine (FSM) with the following specifications. Including the clock (clk) and reset signals, the implemented FSM will have 3 input signals and 2 output signals.







The clk input signal is 1-bit wide, the reset input signal is 1-bit wide and the coin_in input signal is 2-bits wide. The state elements of the FSM are to capture their inputs on the positive clock (clk) edge and reset their state when the synchronous reset signal is low. A reset can be asserted (synchronously) at any time causing all state elements to reset and hence a transition to the initial state.

The soda output signal is 1-bit wide and the coin_out output signal is 2-bits wide. Initial values of the output signals upon reset are shown in the FSM diagram.

Your solution will be tested using bounded model checking against a golden reference implementation. The model checking software will stop at the earliest moment that your implementation diverges from the behaviour of the golden reference implementation. If a divergence takes place, a waveform will be created showing a trace of the module signals resulting in the divergent state. This waveform also shows the behaviour of the golden reference (REF) so that you can see what your implementation (DUT) should have done differently.

Please note that the golden reference implementation supersedes all other implementation descriptions. If the output from your solution implementation does not diverge from the golden reference implementation then your solution is marked as correct. Otherwise, your solution is incorrect and you should use the waveform that is produced to assist you to correct your implementation.

The currency denominations are encoded as follows: No input = 00, €1 = 01, €2 = 10 & €5 = 11.

Debug

Click on the symbol marked below to see the waveforms produced by your design. Please note that if your code has an error that prevents it being simulated it will not produce any waveforms.



Requested files

vending_machine.v

```

1 module vending_machine (
2     input clk,
3     input reset,
4     output [1 : 0] coin_in,
5     output soda,
6     output [1 : 0] coin_out
7 );
8
9 // define unique constants to identify each state
10 localparam PUT_COIN = 3'd0;
11 localparam INPUT1 = 3'd1;
12 localparam INPUT5 = 3'd2;
13 localparam INPUT6 = 3'd3;
14 localparam INPUT3 = 3'd4;
15 localparam RETURN1 = 3'd5;
16 localparam SODA_OUT = 3'd6;
17
18 // declare verilog variables of type reg for use in always blocks
19 // <name>_r is used to infer a register in the clocked always block
20 // <name>_nxt is used assign the next state of the register in the combinational always block
21 reg [2 : 0] state_r, state_nxt;
22 reg soda_r, soda_nxt;
23 reg [1 : 0] coin_out_r, coin_out_nxt;
24
25 // clock synchronous always block will only be evaluated on the positive edge of the clock
26 // only use non-blocking assignments (<=) in this block
27 always @(posedge clk) begin
28     // check for the reset signal on the clk edge, inferring a synchronous reset
29     // if the module is not being reset, assign all of the derived combinational <name>_nxt values to <name>_r
30     // if the module is being reset, assign initial constant values to the <name>_r variables
31     // this will infer a register for <name>_r if it is assigned defined values at all times
32     // otherwise an unintentional latch will be inferred
33     if (reset == 1'b0) begin
34         // module is not being reset
35         // assign all of the derived combinational <name>_nxt values to the respective <name>_r
36         state_r = state_nxt;
37         soda_r = soda_nxt;
38         coin_out_r = coin_out_nxt;
39     end else begin
40         // module is being reset
41         // assign constant values to each <name>_r variable
42         state_r = PUT_COIN;
43         soda_r = 1'b0;
44         coin_out_r = 2'b00;
45     end
46 end
47
48 // combinational always block will evaluate whenever any signal in its sensitivity list changes
49 // here we use the wildcard * sensitivity list, which means that the list will be inferred from the assignments in the block
50 // only use blocking assignments (=) in this block
51 always @(*) begin
52     // make sure that <name>_nxt signals are always defined to avoid latches
53     // to ensure register elements minimally retain their last value, assign each <name>_nxt its respective <name>_r value
54     coin_out_nxt = coin_out_r;
55
56     // case statement is used to perform different logical derivations depending on current state
57     // state_r stores the current state of this FSM
58     // the unique state identifiers that were defined near the top of this file are used to identify the current state
59     case (state_r)
60         // state_r will remain constant between positive clock edges
61         // only one unique state can match at any time
62         PUT_COIN: // evaluate logic for state PUT_COIN
63             begin
64                 soda_nxt = 1'b0;
65                 coin_out_nxt = 2'b00;
66                 if (coin_in == 2'b00)
67                     begin
68                         state_nxt = PUT_COIN;
69                     end
67                 else if (coin_in == 2'b01)
68                     begin
69                         state_nxt = INPUT1;
70                     end
71                 else if (coin_in == 2'b10)
72                     begin
73                         state_nxt = INPUT5;
74                     end
75                 else if (coin_in == 2'b11)
76                     begin
77                         state_nxt = SODA_OUT;
78                     end
79             end
80         end
81
82         INPUT1: // evaluate logic for state INPUT1
83             begin
84                 soda_nxt = 1'b0;
85                 coin_out_nxt = 2'b00;
86                 if (coin_in == 2'b00)
87                     begin
88                         state_nxt = INPUT1;
89                     end
90                 else if (coin_in == 2'b01)
91                     begin
92                         state_nxt = INPUT6;
93                     end
94                 else if (coin_in == 2'b10)
95                     begin
96                         state_nxt = INPUT3;
97                     end
98                 else if (coin_in == 2'b11)
99                     begin
100                         state_nxt = SODA_OUT;
101                     end
102             end
103

```

```
104     end
105
106     INPUT5: // evaluate logic for state INPUT5
107     begin
108         soda_nxt = 1'b0;
109         coin_out_nxt = 2'b10;
110         state_nxt = RETURN1;
111     end
112
113     INPUT6: // evaluate logic for state INPUT6
114     begin
115         soda_nxt = 1'b0;
116         coin_out_nxt = 2'b01;
117         state_nxt = INPUT6;
118     end
119
120     INPUT3: // evaluate logic for state INPUT3
121     begin
122         soda_nxt = 1'b0;
123         coin_out_nxt = 2'b01;
124         state_nxt = SODA_OUT;
125     end
126
127     RETURN1: // evaluate logic for state RETURN1
128     begin
129         soda_nxt = 1'b0;
130         coin_out_nxt = 2'b01;
131         state_nxt = SODA_OUT;
132     end
133
134     SODA_OUT: // evaluate logic for state SODA_OUT
135     begin
136         soda_nxt = 1'b1;
137         coin_out_nxt = 2'b00;
138         state_nxt = PUT_COIN;
139     end
140
141     default: // should not be reachable if the state register is initialised and updated correctly
142     begin
143         soda_nxt = 1'b0;
144         coin_out_nxt = 2'b00;
145         state_nxt = PUT_COIN;
146     end
147 endcase
148 end
149
150 // assign values to output ports
151 assign soda = soda_r;
152 assign coin_out = coin_out_r;
153
154 endmodule
155
```

[VPL](#)

You are logged in as Thomas Stirling Valdez (Log out)
5EIB0

Data retention summary