Aide mémoire ALMO Jeu d'instructions MIPS

Instructions Arithmétiques/Logiques entre registres				
Assembleur		Opération		Format
Add	Rd, Rs, Rt	Add overflow detection	Rd <- Rs + Rt	R
Sub	Rd, Rs, Rt	Subtract overflow detection	Rd <- Rs - Rt	R
Addu	Rd, Rs, Rt	Add no overflow	Rd <- Rs + Rt	R
Subu	Rd, Rs, Rt	Subtract no overflow	Rd <- Rs - Rt	R
Addi	Rt, Rs,I	Add Immediate overflow detection	Rt <- Rs + I	1
Addiu	Rt, Rs,I	Add Immediate no overflow	Rt <- Rs + I	ı
Or	Rd, Rs, Rt	Logical Or	Rd <- Rs or Rt	R
And	Rd, Rs, Rt	Logical And	Rd <- Rs and Rt	R
Xor	Rd, Rs Rt	Logical Exclusive-Or	Rd <- Rs xor Rt	R
Nor	Rd, Rs, Rt	Logical Not Or	Rd <- Rs nor Rt	R
Ori	Rt, Rs, I	Or Immediate unsigned immediate	Rt <- Rs or I	1
Andi	Rt, Rs, I	And Immediate unsigned immediate	Rt <- Rs and I	1
Xori	Rt, Rs, I	Exclusive-Or Immediate unsigned immediate	Rt <- Rs xor I	Ŀ
Sllv	Rd, Rt, Rs	Shift Left Logical Variable 5 lsb of Rs is significant	Rd <- Rt << Rs	R
Srlv	Rd, Rt, Rs	Shift Right Logical Variable 5 lsb of Rs is significant	Rd <- Rt >> Rs	R
Srav	Rd, Rt, Rs	Shift Right Arithmetical Variable 5 lsb of Rs is significant	Rd <- Rt >>* Rs	R
SII	Rd, Rt, sh	Shift Left Logical	Rd <- Rt << sh	R
Srl	Rd, Rt, sh	Shift Right Logical	Rd <- Rt >> sh	R
Sra	Rd, Rt, sh	Shift Right Arithmetical	Rd <- Rt >>* sh	R
Lui	Rt, I	Load Upper Immediate 16 lower bits of Rt are set to z	Rt <- "0000"	ī

Instructions Arithmétiques/Logiques (suite)				
Ass	embleur	Opé	Opération	
Slt	Rd, Rs, Rt	Set if Less Than	Rd <- 1 if Rs <rt 0<="" else="" th=""><th>R</th></rt>	R
Sltu	Rd, Rs, Rt	Set if Less Than Unsigned	Rd <- 1 if Rs <rt 0<="" else="" td=""><td>R</td></rt>	R
Slti	Rt, Rs, I	Set if Less Than Immediate	Rt <- 1 if Rs < I else 0	1
Sltiu	Rt, Rs, I	Set if Less Than Immediate unsigned immediate	Rt <- 1 if Rs < I else 0	_1_
Mult	Rs, Rt	Multiply	Rs * Rt	R
			LO <- 32 low significant bits HI <- 32 high significant bits	
Multu	Rs, Rt	Multiply Unsigned	Rs * Rt	R
			LO <- 32 low significant bits HI <- 32 high significant bits	
Div	Rs, Rt	Divide	Rs / Rt	R
			LO <- Quotient HI <- Remainder	
Divu	Rs, Rt	Divide Unsigned	Rs / Rt	R
			LO <- Quotient HI <- Remainder	
Mfhi	Rd	Move From HI	Rd <- HI	R
Mflo	Rd	Move From LO	Rd <- LO	R
Mthi	Rs	Move To HI	HI <- Rs	R
Mtlo	Rs	Move To LO	LO <- Rs	R

	Instructions de lecture/écriture mémoire			
Assembleur		Opération		Format
Lw	Rt, I (Rs)	Load Word sign extended Immediate	Rt <- M (Rs + I)	ı
Sw	Rt, I (Rs)	Store Word sign extended Immediate	M (Rs + I) <- Rt	1
Lh	Rt, I (Rs)	loaded into the 2 less sign	Rt <- M (Rs + I) e. Two bytes from storage is inficant bytes of Rt. The sign of on the 2 most signficant bytes.	1
Lhu	Rt, I (Rs)		Rt <- M (Rs + I) e. Two bytes from storage is significant bytes of Rt, other	1
Sh	Rt, I (Rs)	Store Half Word sign extended Immediate. of Rt are stored into storag	M (Rs + I) <- Rt The Two less significant bytes ge	ı
Lb	Rt, I (Rs)		Rt <- M (Rs + I) a. One byte from storage is ficant byte of Rt. The sign of the 3 most significant bytes.	ı
Lbu	Rt, I (Rs)	loaded into the less signif	Rt <- M (Rs + I) e. One byte from storage is ficant byte of Rt, other bytes	1
Sb	Rt, I (Rs)	are set to zero Store Byte sign extended Immediate. is stored into storage	M (Rs + I) <- Rt The less significant byte of Rt	ı

Instructions de Branchement					
Asser	Assembleur Opération			Format	
Beq Rs	, Rt, Label	Branch if Equal		f Rs = Rt f Rs ≠ Rt	_
Bne Rs	, Rt, Label	Branch if Not Equal	. ,	f Rs ≠ Rt f Rs = Rt	ı
Bgez	Rs, Label	Branch if Greater or Equal Zero		f Rs ≥ 0 f Rs < 0	ı
Bgtz	Rs, Label	Branch if Greater Than Zero		f Rs > 0 f Rs ≤ 0	ı
Blez	Rs, Label	Branch if Less or Equal Zero		f Rs ≤ 0 f Rs > 0	ı
Bltz	Rs, Label	Branch if Less Than Zero	. ,	f Rs < 0 f Rs ≥ 0	ı
Bgezal	Rs, Label	Branch if Greater or Equal Zero and link		f Rs ≥ 0 f Rs < 0	ı
Bltzal	Rs, Label	Branch if Less Than Zero and link		f Rs < 0 f Rs ≥ 0	ı
J	Label	Jump	PC <- PC 31:28 I*4		J
Jal	Label	Jump and Link	R31 <- PC+4 PC <- PC 31:28 I*4		J
Jr	Rs	Jump Register	PC <- Rs		R
Jalr	Rs	Jump and Link Register	R31 <- PC+4 PC <- Rs		R
Jalr	Rd, Rs	Jump and Link Register	Rd <- PC+4 PC <- Rs		R

Instructions Systèmes					
Assembleur	Assembleur Opération				
Rfe	Restore From Exception SR <- SR 31:4 SR 5:2 Privileged instruction. Restore the prevous IT mask and mode	R			
Break n	Breakpoint Trap SR <- SR 31:6 II SR 3:0 II "00" Branch to exception handler. PC <- "8000 0080" n defines the breakpoint number CR <- cause	R			
Syscall	System Call Trap SR <- SR 31:6 II SR 3:0 II "00" Branch to exception handler PC <- "8000 0080" CR <- cause	R			
Mfc0 Rt, Rd	Move From Control Coprocessor Rt <- Rd Privileged Instruction . The register Rd of the Control Coprocessor is moved into the integer register Rt	R			
MtcO Rt, Rd	Move To Control Coprocessor Rd <- Rt Privileged Instruction . The integer register Rt is moved into the register Rd of the Control Coprocessor	R			