# **Level 2: State-Space Averaging**

From Basic 2-State to Advanced 4-Topology Averaging

### Why Averaging? Understanding the Time-Scale Separation

Problem: Switches operate at high frequency (f<sub>sw</sub> = 50 kHz), but we want to control low-frequency dynamics (AC line = 50/60 Hz, control bandwidth ~kHz).

Solution: State-space averaging "smooths out" rapid switching ripple, revealing the slower underlying dynamics that are relevant for control design.

### Foundation: Standard SEPIC Averaging (2 States)

A standard SEPIC has switch ON (duration D·Ts) and OFF (duration (1-D)·Ts)

```
Classical averaging formula: A_{avg} = D \cdot A_1 + (1-D) \cdot A_2
B_{avg} = D \cdot B_1 + (1-D) \cdot B_2
where D is the duty cycle (0 < D < 1)
```

Physical meaning: The averaged model represents the "time-weighted" behavior over one switching period, eliminating high-frequency ripple while preserving low-frequency dynamics.

### **Extension: Two-Phase Interleaved System (4 Topologies)**

With two independent switches (S1, S2), we have four possible combinations: 11 (both ON), 10 (S1 ON, S2 OFF), 01 (S1 OFF, S2 ON), 00 (both OFF)

```
Understanding Topology Weights:

• k = topology index ∈ {11, 10, 01, 00} (binary representation of switch states S1S2)

• w<sub>k</sub> = "duration weight" = fraction of switching period T<sub>s</sub> spent in topology k

Example: If w<sub>11</sub> = 0.3, the system spends 30% of each cycle with both switches ON

• Why needed? Each topology has different energy transfer characteristics (storage vs. transfer). Knowing how long we spend in each mode lets us calculate the average behavior.

Constraint: w<sub>11</sub> + w<sub>10</sub> + w<sub>01</sub> + w<sub>00</sub> = 1
```

#### **Timing Diagram Visualization:**

The numbers below each diagram show time markers within one switching period T<sub>s</sub>. They indicate when each topology begins/ends, measured from time 0 at the start of the period.

```
Overlapping (d1=0.6, d2=0.7, sum=1.3 \geq 1):

T_s: |--S1-only--|---BOTH ON----|-S2-only--|

0=(1-d2) \cdot T_s (d1+d2-1) \cdot T_s (1-d1) \cdot T_s T_s

|-w_{10}=0.3 -|-w_{11}=0.3 -|-w_{01}=0.4 -|

Time markers explained:

• 0: S1 turns ON first

• (1-d2) \cdot T_s: S2 turns OFF, leaving only S1 ON

• (1-d1) \cdot T_s: Both ON briefly before S1 turns OFF

• (d1+d2-1) \cdot T_s: S1 turns OFF, only S2 ON remains

• T_s: End of period
```

# **Duty Cycle Weight Derivation:**

**Key insight:** Each weight  $w_k$  = (duration of topology k) /  $T_s$ 

```
Non-overlapping case (d1 + d2 < 1): Switches never ON simultaneously, so w_{11} = 0.

• S1 is ON alone for duration = d1 \cdot T_s \rightarrow w_{10} = d1

• S2 is ON alone for duration = d2 \cdot T_s \rightarrow w_{01} = d2

• Both OFF for remaining time: T_s \rightarrow d1 \cdot T_s \rightarrow d2 \cdot T_s = (1-d1-d2) \cdot T_s \rightarrow w_{00} = 1-d1-d2

Check: w_{10} + w_{01} + w_{00} = d1 + d2 + (1-d1-d2) = 1 \checkmark

Overlapping case (d1 + d2 \geq 1): Switches have overlapping ON times. Assume S1 turns ON at t=0 and stays ON for d1 \cdot T_s. S2 turns ON at t=0 and stays ON for d2 \cdot T_s.

• S1-only period: From t=d2 \cdot T_s (when S2 turns OFF) to t=d1 \cdot T_s (when S1 turns OFF)

Duration = d1 \cdot T_s \rightarrow d2 \cdot T_s = (d1-d2) \cdot T_s

But we need this in normalized form: Since d2 > 1-d1, rearranging gives: w_{10} = 1 - d2

• Both ON period: Overlap from t=0 to min(d1 \cdot T_s \rightarrow d2 \cdot T_s \rightarrow w_{11} = d1+d2-1

• S2-only period: Symmetric to S1-only w_{01} = 1 - d1

• Both OFF: Since duty cycles overlap, no time remains with both OFF \rightarrow w_{00} = 0

Check: w_{11} + w_{10} + w_{01} = (d1+d2-1) + (1-d2) + (1-d1) = 1 \checkmark
```

# **Final Averaged Model**

```
State Matrix (time-weighted average):
Aavg(d1,d2) = W11 ·A11 + W10 ·A10 + W01 ·A01 + W00 ·A00

Input Matrix (with AC polarity handling):
Bin,avg(d1,d2,s) = s · (W11 ·B11 + W10 ·B10 + W01 ·B01 + W00 ·B00)

Complete averaged system:
x = Aavg(d1,d2) ·x + Bin,avg(d1,d2,s) ·Vin + fcpl(vC0)
```

# Understanding the 's' variable:

 $s = sign(V_{in}) \in \{+1, -1\}$  handles AC input polarity

Why do we need it? This converter is a PFC (Power Factor Correction) rectifier operating directly from AC mains:

- Positive half-cycle (V<sub>in</sub> > 0): s = +1  $\rightarrow$  Current flows through L1, L2 (active), L3, L4 inactive
- Negative half-cycle ( $V_{in} < 0$ ):  $s = -1 \rightarrow Current$  flows through L3, L4 (active), L1, L2 inactive

The **bridgeless topology** uses different inductor sets for each AC polarity, eliminating the need for a diode bridge rectifier (reducing losses by ~1-2%). The sign variable ensures the averaged model correctly represents energy flow regardless of AC polarity.