## **Topology 11: Both Switches ON**

Maximum Energy Storage Mode - No Power Transfer to Output

## **Circuit Behavior (ASCII Diagram)**

## State Matrix A<sub>11</sub> (9×9) - CORRECTED

```
All = [
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % diLl/dt = Vin/Ll (no state deps)
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % diL2/dt = Vin/L2 (no state deps)
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % diL3/dt = 0
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % diL5/dt = -vc1/L5
0, 0, 0, 0, 0, 0, 0, 0, -1/L5, 0, 0; % diL5/dt = -vc2/L6
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % dvc1/dt = (-iL5)/cl
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % dvc3/dt = (-iL5)/c3
0, 0, 0, 0, 0, 0, 0, 0, 0, 0; % dvc3/dt = (-iL6)/c3
1;
```

## Input Matrix B<sub>11</sub> and CPL Term

Key Correction: Rows 7-8 show iC1 = iL5 and iC3 = iL6 (series connection). Since iL5, iL6 < 0 (reverse current), the negative sign makes dvC1/dt, dvC3/dt positive, indicating capacitor charging

Physical Meaning: L2, L1 charge directly from Vin (no capacitor voltage in path). L5, L6 build reverse momentum through C1, C3. This stored energy will be released forward when switches open. Output capacitor C0 discharges to CPL load only - no power delivery from converter.