

# From Circuit Analysis to State-Space Representation

## Organizing KVL/KCL Equations into Matrix Form

### What Are "Level 1" and "Level 2"?

**Level 1 (Circuit Analysis):** Apply Kirchhoff's laws (KVL/KCL) to each component. Results in individual differential equations like "diL1/dt = Vin/L1" or "dvC1/dt = (-iL5)/C1".

**Level 2 (State-Space Form):** Organize these equations into a structured matrix format:  $\dot{x} = A \cdot x + B \cdot u$ . This enables systematic analysis using linear algebra tools (eigenvalues, transfer functions, controllability).

### Baseline: Standard SEPIC Converter (4th-Order)

A basic SEPIC has 2 inductors (L<sub>1</sub>, L<sub>2</sub>) and 2 capacitors (C<sub>1</sub>, C<sub>out</sub>) → 4 state variables

$$x = [i_{L1}, v_{C1}, i_{L2}, v_{out}]^T$$
$$\dot{x} = A \cdot x + B \cdot V_{in} \text{ (separate } A_1, A_2 \text{ for switch ON/OFF states)}$$

**Why this project needs 9th-order:** Two-phase interleaved + bridgeless topology  
→ 4 input inductors (L1-L4), 2 output inductors (L5-L6), 3 capacitors (C1, C3, C0) = 9 states

### How an Equation Becomes a Matrix Row: Example for dvC1/dt (Topology 11)

**Step 1 - Circuit Analysis (Level 1):** Apply KCL at C1 node for Topology 11.

Since **C1 and L5 are in series**, we have: **iC1 = iL5**  
From capacitor equation: iC1 = C1·(dvC1/dt), therefore: **iL5 = C1·(dvC1/dt)**  
Solving for dvC1/dt: **dvC1/dt = iL5/C1**

But in Topology 11, iL5 < 0 (reverse current). To show charging, we write: **dvC1/dt = (-iL5)/C1**

**Step 2 - Matrix Form (Level 2):** Express as linear combination of all state variables:

$$dvC1/dt = 0 \cdot i_{L1} + 0 \cdot i_{L2} + 0 \cdot i_{L3} + 0 \cdot i_{L4} + (-1/C1) \cdot i_{L5} + 0 \cdot i_{L6} + 0 \cdot v_{C1} + 0 \cdot v_{C3} + 0 \cdot v_{C0}$$

→ **Row 7 of A<sub>11</sub>**: [0, 0, 0, 0, -1/C1, 0, 0, 0, 0]

**The coefficient of each state variable becomes a matrix element.** This systematic process converts 9 KVL/KCL equations into a 9×9 matrix where each row corresponds to one state variable's derivative.

### Our 9th-Order System (4 Topologies)

$$x = [i_{L1}, i_{L2}, i_{L3}, i_{L4}, i_{L5}, i_{L6}, v_{C1}, v_{C3}, v_{C0}]^T$$

For each topology  $k \in \{11, 10, 01, 00\}$ :

$$\dot{x} = A_k \cdot x + B_k \cdot V_{in} + f_{CPL}(v_{C0})$$

- **A<sub>k</sub>** = 9×9 system matrix (varies by switch states)
- **B<sub>k</sub>** = 9×1 input matrix (V<sub>in</sub> coupling paths)
- **f<sub>CPL</sub>** = [0, 0, 0, 0, 0, 0, 0, 0, -P/(C0·vC0)]<sup>T</sup> (CPL load)

### Topology-Specific Matrices

For complete details of all 4 topology matrices (A<sub>11</sub>, A<sub>10</sub>, A<sub>01</sub>, A<sub>00</sub>), see **Slides 3-7**.  
Each topology has its own 9×9 state matrix reflecting different switch configurations and current paths.

**Why This Matters:** State-space form enables powerful analysis tools: • **Eigenvalue analysis** for stability assessment • **Transfer functions** for controller design (Slides 13-14) • **Averaging across topologies** to capture interleaved operation (Slide 12)