# DIGITAL DESIGN LAB (EDA322)

#### LAB 3

Examiner: Prof. Ioannis Sourdis

TAs: Ahsen Ejaz, Ghaith Abou Dan, Magnus Östgren, Neethu Bal Mallya, Panagiotis Strikos

Released: Monday, January 30, 2023

Deadline: Your respective lab session during February 21, 2023 - February 23, 2023 (W6)

## 1 Introduction

The goal of this lab is to implement the controller for the ChAcc processor. The controller is the "brain" of the processor, which orchestrates the different modules to execute the operations on the processor. Before starting the lab, please prepare as described below.

### 1.1 Preparation

- 1. Complete Lab1 and Lab2.
- 2. Listen to the corresponding coding tutorials.
- 3. Study Sections 2 and 4 in the processor's specification document (processor.pdf). A good understanding of the specifications is required to implement the controller in a reasonable amount of time.
- 4. Study the lecture material up to the previous study week.

## 1.2 Learning outcome

After completing this lab, you should be able to:

- Draw Finite-State Machines (FSM) for non-trivial problems like the controller of a simple processor.
- Implement an FSM in VHDL using dataflow or behavioral design style.
- Debug a complete design of the simple processor in VHDL.

#### 2 Tasks

This lab **requires** you to do the following three tasks:

- 1. Design and implement the controller of the ChAcc processor.
- 2. Connect the controller to the datapath from Lab 2 and complete the ChAcc processor.
- 3. Simulate the whole processor by running the provided testbench.

### 2.1 Task 1: Controller

The controller is implemented as a synchronous sequential circuit using a Finite State Machine (FSM), where a state transition takes place when an executed instruction goes from one datapath stage into another. Recall that the datapath has five stages: FE, DE1, DE2, EX and ME. Each instruction might only use a subset of these stages, which is known when the controller decodes the opcode in the DE1 stage. Therefore, each instruction will require different states in the FSM, and the state transition may vary. In addition, the control signals (controller's outputs) need to be set or reset in every state (stage). Refer to Section 4 in processor.pdf for further details. There are two FSM design alternatives:

- Moore-type: There are few states (FE and DE1) that are shared by all the instructions. For the rest, there is one state sub-diagram per instruction. The outputs are determined based on the current state and are independent of the inputs.
- Mealy-type: The same states are used by all instructions. However, in Mealy-type FSMs the output signals depend on both the input and the current state.




Figure 1: Part of the FSM controller

Figures 1 (a) and (b) depict an example part of the controller using a Moore-type and a Mealy-type FSM. ctrl\_out in the figures represents the controller outputs in the particular state (for Moore) or the state transition (for Mealy). The former is easier to design but will result in many states complicating the implemented design. On the other hand, the latter is more elegant since it keeps the number of states low.

To design and implement the controller, follow the steps below:

- 1. Draw the FSM on paper (or use any tool at your convenience). Include all the states and the outputs in each state. You can use either design alternative, but tips given below assumes a Mealy machine.
- 2. You now have all the essential information to implement the controller of the ChAcc processor. The entity of the controller module is given in proc\_controller.vhd. The controller's interface (input-s/outputs) is detailed in the processor's specification document (Section 4.1, processor.pdf).
  - When reset (resetn) is enabled ('0'), a state transition from any state to FE must take place and all the output control signals must be reset. When resetn is released, the program starts from the beginning as PC is set to 0.
  - It is strongly recommended that you implement the FSM as a sequential circuit that consists of two parts: a) combinational and b) storage element that is actually implemented using registers. The internal state transitions of the controller are enabled when master\_load\_enable is set.
  - Use behavioral or dataflow design style, but note that state assignment and minimization are required if you select the dataflow design style.

*Tips:* To keep your code clean and readable, we recommend not using raw bit vectors for this but instead named constants. These are already provided for you in the chacc\_pkg package(chacc\_pkg.vhd).

*Hints:* For the FSM state, you have to implement a register; for this reason, you will need two signals and a process. The state signals should be of type state\_type which is declared as follows:

```
type state_type is (FE, DE1, DE2, EX, ME);
signal curr_state : state_type;
signal next_state : state_type;
```

The process will be similar to the one you used for the register in Lab 2, but on reset, the curr\_state must be set to FE state. Remember that as this register is a stateful component it must respect master\_load\_enable.

```
fsm : process(clk, resetn)
begin
    if resetn = '0' then
        curr_state <= FE;</pre>
```

```
else
...
end if;
end process;
```

After you have implemented the state register, you need two more processes for the FSM to be complete. The first process will set the value of next\_state based on opcode and curr\_state.

The final process you will need to implement the FSM will take care of the controller's outputs based on the values of curr\_state and inputs to the controller, i.e., opcode and E flag.

```
output_process : process(curr_state, opcode, e_flag)
begin
    ...
end process;
```


## 2.2 Task 2: Complete your ChAcc Processor

To complete your ChAcc processor, replace the mock controller used in Lab 2, and connect the new controller in EDA322\_processor.vhd. Compile with VHDL files and fix syntax errors if any.

#### 2.3 Task 3: Test your ChAcc Processor

To verify the correctness of your ChAcc processor, follow the steps below: (Note: The files mentioned below are available in Canvas: Files > Labs > Labs > labs = files).

- Initilialize the memories using i\_memory\_lab3.mif and d\_memory\_lab3.mif files. The test program within i\_memory\_lab3.mif is provided in lab3code.txt for your reference.
- Simulate and run the provided testbench (testbench\_lab3.vhd) in ModelSim/ QuestaSim for at least 5500 ns.
- After completing the test run, check the contents of the memory. The test will be successful if the memory contents match the one in <a href="data\_memory\_after.txt">data\_memory\_after.txt</a>. If the test fails, debug your design and fix the error(s). (*Note*: Tips in Section 4 might help!)
  - In ModelSim, you can check the memories and their contents from the *Memory List* window. You can access the window using either of the following:
    - \* Menu item: View > Memory List \* Command: view memory list



#### 3 Demonstration and Evaluation

The lab will be evaluated according to the checked aspects in the table below. To demonstrate your successful completion of Lab 3, keep all the essential files and simulation results ready to be presented to a TA.

Task #	Files	Coding Style	Simulation
1	proc_controller.vhd	<b>✓</b>	
2	EDA322_processor.vhd	<b>✓</b>	
3		<b>✓</b>	✓(Using testbench_lab3.vhd and given .mif files)

- The demo must be completed during your registered lab session. Should you require an exception outside your registered lab session, discuss it with the TAs.

- Note that there is no code upload required for this lab.

# 4 Hints and Tips

Several issues might cause your design not to perform as expected. Here is a list of things that might help you with **debugging your design**:

- First, check your controller. Load its inputs, outputs, and the state signals to the waveform and re-run the testbench.
  - Check that the state transitions happen correctly for each simulated instruction and the right output signals are generated based on the provided specifications.
  - In the controller, state transition should not start before the reset signal is released.
  - Upon the arrival of a new opcode, in which state should your controller be?
  - The e\_flag to the controller should come from the output of the E register. Be careful not to connect it from the output of ALU.
- If your controller operates as expected, the problem may be on the datapath. Verify the value of the processor's main output signals and/or the internal signals by adding them to the waveform.
- If there are red lines in your waveforms, focus on them before going into a detailed examination of other signals' values.
- Examine the test program (lab3code.txt) and understand what it does in every step. Try to understand the input instructions and the expected sequence of outputs. Spot the element of the memory that is wrong at the end of the simulation.
- Identify the instruction responsible for writing the particular value in the data memory. Check whether the specific instruction was executed correctly.
- If all of the above is correct, it is possible that either (a) some previous instruction produced a wrong result and updated the memory, or (b) that some datapath component in the execution of the instruction is not functionally correct.
- Keep tracing back the error to the actual cause.