# Cell Library Databook

by Team S5

H. Lovett (hl13g10)

A. J. Robinson (ajr2g10)

C. Schepens (cs7g10)


M. Wearn (mw20g10)

December 3, 2013

## And2

**Designer:** Constantijn Schepens

Cell Description: A two input AND gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



## buffer

**Designer:** Ashley Robinson

Cell Description: A non-inverting buffer



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### fulladder

**Designer:** Martin Wearn

Cell Description: A Full Adder



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



## halfadder

**Designer:** Martin Wearn

Cell Description: A Half Adder



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



## Inverter

**Designer:** Henry Lovett

Cell Description: A basic inverter gate



**AC** Characteristics


Signal	Delay (s)
a rise delay	1.306e-10
a fall delay	9.373e-11



### leftbuf

**Designer:** Henry Lovett

Cell Description: A start of row buffer cell.



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### mux2

**Designer:** Constantijn Schepens

Cell Description: A two input Multiplexor



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### nand2

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### nand3

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### nand4

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### nor2

**Designer:** Henry Lovett

Cell Description: A two input NOR gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### nor3

**Designer:** Henry Lovett

Cell Description: A three input NOR gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### or2

**Designer:** Henry Lovett

Cell Description: A two input OR gate



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



# rdtype

**Designer:** Ashley Robinson

Cell Description: A Raw DType cell



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



# rightend

**Designer:** Henry Lovett

Cell Description: An end of row buffer cell.



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### rowcrosser

**Designer:** Martin Wearn

Cell Description: A rowcrossing cell




**AC** Characteristics

Signal	Delay (s)
TO BE	DONE



# $\mathbf{scandtype}$

Designer: Constantijn Schepens Cell Description: A Raw DType cell




**AC** Characteristics

Signal	Delay (s)
TO BE	DONE



#### scanreg

Designer: Constantijn Schepens Cell Description: A Raw DType cell



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### smux2

**Designer:** Constantijn Schepens

Cell Description: A two input scan Multiplexor



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### smux3

**Designer:** Constantijn Schepens

Cell Description: A two input scan Multiplexor



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



# tiehigh

**Designer:** Martin Wearn

Cell Description: A tie to Vdd cell



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



## tielow

**Designer:** Martin Wearn

Cell Description: A tie to GND cell



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



### trisbuf

**Designer:** Ashley Robinson

Cell Description: A tristate buffer



**AC** Characteristics


Signal	Delay (s)
TO BE	DONE



#### xor2

**Designer:** Ashley Robinson

Cell Description: A two input xor gate



**AC** Characteristics

Signal	Delay (s)
TO BE	DONE

