Cell Library Databook

by Team S5

H. Lovett (hl13g10)

A. J. Robinson (ajr2g10)

C. Schepens (cs7g10)

M. Wearn (mw20g10)

December 3, 2013

Contents


1	And2	4
2	buffer	5
3	fulladder	6
4	halfadder	7
5	Inverter	8
6	leftbuf	9
7	mux2	10
8	$\operatorname{nand2}$	11
9	$\operatorname{nand}3$	12
10	nand4	13
11	nor2	14
12	nor3	15
13	or 2	16
14	rightend	17
15	rowcrosser	18
16	scandtype	19
17	scanreg	20
18	tiehigh	21
19	tielow	22
20	trisbuf	23
21	xor2	24
A	Appendix A A.1 Team Management	25 25

${f B}$	App	endix B 2	7
	B.1	fulladder	8
	B.2	halfadder	9
	B.3	eftbuf	0
	B.4	dtype	1
	B.5	$smux2 \dots 3$	2
	B.6	smux3	3
	B 7	yor?	1

1 And2

Designer: Constantijn Schepens

Cell Description: A two input AND gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



2 buffer

Designer: Ashley Robinson

Cell Description: A non-inverting buffer



AC Characteristics


Signal	Delay (s)
TO BE	DONE



3 fulladder

Designer: Martin Wearn

Cell Description: A Full Adder



AC Characteristics


Signal	Delay (s)
TO BE	DONE



4 halfadder

Designer: Martin Wearn

Cell Description: A Half Adder



AC Characteristics


Signal	Delay (s)
TO BE	DONE



5 Inverter

Designer: Henry Lovett

Cell Description: A basic inverter gate



AC Characteristics


Signal	Delay (s)
a rise delay	1.306e-10
a fall delay	9.373e-11



6 leftbuf

Designer: Henry Lovett

Cell Description: A start of row buffer cell.



AC Characteristics


Signal	Delay (s)
TO BE	DONE



7 mux2

Designer: Constantijn Schepens

Cell Description: A two input Multiplexor



AC Characteristics


Signal	Delay (s)
TO BE	DONE



8 nand2

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



9 nand3

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



$10 \quad nand 4$

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



11 nor2

Designer: Henry Lovett

Cell Description: A two input NOR gate



AC Characteristics


Sign	$_{\mathrm{al}}$	Delay	(s)
TO 1	BE	DON	Е



12 nor3

Designer: Henry Lovett

Cell Description: A three input NOR gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



13 or2

Designer: Henry Lovett

Cell Description: A two input OR gate



AC Characteristics


Signal	Delay (s)
TO BE	DONE



14 rightend

Designer: Henry Lovett

Cell Description: An end of row buffer cell.



AC Characteristics


Signal	Delay (s)
TO BE	DONE



15 rowcrosser

Designer: Martin Wearn

Cell Description: A rowcrossing cell




AC Characteristics

Signal	Delay (s)
TO BE	DONE



16 scandtype

Designer: Constantijn Schepens Cell Description: A Raw DType cell




AC Characteristics

Signal	Delay (s)
TO BE	DONE



17 scanreg

Designer: Constantijn Schepens Cell Description: A Raw DType cell



AC Characteristics


Signal	Delay (s)
TO BE	DONE



18 tiehigh

Designer: Martin Wearn

Cell Description: A tie to Vdd cell



AC Characteristics


Signal	Delay (s)
TO BE	DONE



19 tielow

Designer: Martin Wearn

Cell Description: A tie to GND cell



AC Characteristics


Signal	Delay (s)
TO BE	DONE



20 trisbuf

Designer: Ashley Robinson

Cell Description: A tristate buffer



AC Characteristics


Signal	Delay (s)
TO BE	DONE



21 xor2

Designer: Ashley Robinson

Cell Description: A two input xor gate



AC Characteristics

Signal	Delay (s)
TO BE	DONE



A Appendix A

A.1 Team Management

A.2 Division of Labour


B Appendix B


B.1 fulladder

Designer: Martin Wearn

Cell Description: full adding thing.

Stick Diagram







B.2 halfadder

Designer: Martin Wearn

Cell Description: A half adder.

Stick Diagram







B.3 leftbuf

Designer: Henry Lovett

Cell Description: A start of row buffer cell.

Stick Diagram







B.4 rdtype

Designer: Ashley Robinson **Cell Description:** Raw Dtype

Stick Diagram






B.5 smux2

Designer: Schep

Cell Description: A start of row buffer cell.

Stick Diagram







B.6 smux3

Designer: Schep

Cell Description: A scan multiplexor.

Stick Diagram





B.7 xor2

Designer: Ashley Robinson

Cell Description: A 2 input XOR gate.

Stick Diagram

