Cell Library Databook

by Team S5

H. Lovett (hl13g10)

A. J. Robinson (ajr2g10)

C. Schepens (cs7g10)

M. Wearn (mw20g10)

December 9, 2013

Contents


1	And2	4
2	buffer	5
3	fulladder	6
4	halfadder	7
5	Inverter	8
6	leftbuf	9
7	mux2	10
8	$\operatorname{nand2}$	11
9	$\operatorname{nand}3$	12
10	nand4	13
11	nor2	14
12	nor3	15
13	or 2	16
14	rightend	17
15	rowcrosser	18
16	scandtype	19
17	scanreg	20
18	tiehigh	21
19	tielow	22
20	trisbuf	23
21	xor2	24
A	Appendix A A.1 Team Management	25 25

\mathbf{B}	\mathbf{Des}	gn Detail	27
	B.1	fulladder	28
	B.2	halfadder	30
	B.3	leftbuf	31
	B.4	rdtype	32
	B.5	smux2	34
	B.6	smux3	36
	B 7	yor?	38

1 And2

Designer: Constantijn Schepens

Cell Description: A two input AND gate



AC Characteristics


Signal	Delay (ps)
TO BE	DONE



2 buffer

Designer: Ashley Robinson

Cell Description: A non-inverting buffer



AC Characteristics




3 fulladder

Designer: Martin Wearn

Cell Description: Adds two bit values and the previous bitsclie carry out,

to produce a sum and carry



AC Characteristics

A to S/Cout prop delay (tPA) 331.7ps B to S/Cout prop delay (tPB) 358.3ps Cin to S/Cout prop delay (tP




4 halfadder

Designer: Martin Wearn

Cell Description: Adds two bits to produce a sum and carry

$\begin{array}{ccc} \text{Symbol} & \text{Circuit Diagram} \\ & \text{Dimensions} \\ & & & \\ &$



AC Characteristics

Signal Delay (ps)
A to S/Cout prop delay (tPA) 256.2ps B to S/Cout prop delay (tPB) 242.8ps




5 Inverter


Designer: Henry Lovett

Cell Description: A basic inverter gate

${\bf Symbol}$







AC Characteristics





6 leftbuf

Designer: Henry Lovett

Cell Description: A start of row buffer cell.

Symbol Circuit Diagram Dimensions






AC Characteristics



7 mux2

Designer: Constantijn Schepens

Cell Description: A two input Multiplexor



AC Characteristics


Signal	Delay (ps)
TO BE	DONE



8 nand2

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics


Signal	Delay (ps)
TO BE	DONE



9 nand3

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics


Signal	Delay (ps)
TO BE	DONE



$10 \quad nand 4$

Designer: Constantijn Schepens

Cell Description: A two input NAND gate



AC Characteristics

Signal	Delay (ps)
TO BE	DONE




11 nor2


Designer: Henry Lovett

Cell Description: A two input NOR gate

${\bf Symbol}$



Dimensions



AC Characteristics

Signal	Delay (ps)
TO BE	DONE




12 nor3


Designer: Henry Lovett

Cell Description: A three input NOR gate

${\bf Symbol}$



Dimensions



AC Characteristics

Signal	Delay (ps)
TO BE	DONE




$13 \quad or 2$


Designer: Henry Lovett

Cell Description: A two input OR gate

Symbol



Dimensions



AC Characteristics




14 rightend


Designer: Henry Lovett

Cell Description: An end of row buffer cell.

Symbol



Dimensions




AC Characteristics



15 scandtype

Designer: Constantijn Schepens Cell Description: A Raw DType cell




AC Characteristics

Signal	Delay (ps)
TO BE	DONE



16 scanreg

Designer: Constantijn Schepens Cell Description: A Raw DType cell



AC Characteristics

Signal	Delay (ps)
TO BE	DONE

System Verilog Simulation




17 Rowcrosser

18 trisbuf

Designer: Ashley Robinson

Cell Description: A tristate buffer



AC Characteristics


Signal	Delay (ps)
TO BE	DONE



19 xor2

Designer: Ashley Robinson

Cell Description: A two input xor gate



AC Characteristics

Signal	Delay (ps)
A to Y	273.4
B to Y	193



A Appendix A

A.1 Team Management

A.2 Division of Labour

B Design Detail


B.1 fulladder


Designer: Martin Wearn

Cell Description: Adds two bit values and the previous bitslice carry out,

to produce a sum and carry

Stick Diagram







B.2 halfadder

Designer: Martin Wearn

Cell Description: Adds two bits to produce a sum and carry

Stick Diagram







B.3 leftbuf

Designer: Henry Lovett

Cell Description: A start of row buffer cell.

Stick Diagram







B.4 rdtype

Designer: Ashley Robinson **Cell Description:** Raw Dtype

Stick Diagram






$B.5 \quad smux2$


Designer: Schep

Cell Description: A start of row buffer cell.

Stick Diagram




Transistor Level Circuit Diagram




B.6 smux3

Designer: Schep
Cell Description: A scan multiplexor.

Stick Diagram



Transistor Level Circuit Diagram



B.7 xor2

Designer: Ashley Robinson

Cell Description: A 2 input XOR gate.

Stick Diagram

