# Cell Library Databook

by Team S5

H. Lovett (hl13g10)

A. J. Robinson (ajr2g10)

C. Schepens (cs7g10)

M. Wearn (mw20g10)

December 6, 2013

# Contents


| 1         | And2                            | 4         |
|-----------|---------------------------------|-----------|
| 2         | buffer                          | 5         |
| 3         | fulladder                       | 6         |
| 4         | halfadder                       | 7         |
| 5         | Inverter                        | 8         |
| 6         | leftbuf                         | 9         |
| 7         | mux2                            | 10        |
| 8         | nand2                           | 11        |
| 9         | nand3                           | <b>12</b> |
| 10        | nand4                           | 13        |
| 11        | nor2                            | 14        |
| 12        | nor3                            | 15        |
| 13        | or2                             | 16        |
| 14        | rightend                        | 17        |
| <b>15</b> | rowcrosser                      | 18        |
| 16        | scandtype                       | 19        |
| 17        | scanreg                         | 20        |
| 18        | tiehigh                         | <b>21</b> |
| 19        | tielow                          | 22        |
| 20        | trisbuf                         | 23        |
| 21        | xor2                            | 24        |
| A         | Appendix A  A.1 Team Management | 25<br>25  |

| В | Des | ign Detail | <b>27</b> |
|---|-----|------------|-----------|
|   | B.1 | fulladder  | 28        |
|   | B.2 | halfadder  | 29        |
|   | B.3 | leftbuf    | 30        |
|   | B.4 | rdtype     | 31        |
|   | B.5 | smux2      | 32        |
|   | B.6 | smux3      | 33        |
|   | B 7 | vor?       | 3/1       |

# 1 And2

**Designer:** Constantijn Schepens

Cell Description: A two input AND gate



### **AC** Characteristics


| Signal                   | Delay (ps) |
|--------------------------|------------|
| a fall propagation delay | 171.4      |
| a rise propagation delay | 72.1       |
| b fall propagation delay | 179.7      |
| b rise propagation delay | 68.3       |



# 2 buffer

**Designer:** Ashley Robinson

Cell Description: A non-inverting buffer



**AC** Characteristics

| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |




## 3 fulladder

**Designer:** Martin Wearn


Cell Description: Adds two bit values and the previous bitsclie carry out,

to produce a sum and carry



#### **AC** Characteristics

| Signal               | Delay (ps) |
|----------------------|------------|
| prop delay as 1      | 255.7      |
| prop delay bs 1      | 222.7      |
| prop delay cins 1    | 208.3      |
| prop delay as 0      | 334.2      |
| prop delay bs 0      | 301.9      |
| prop delay cins 0    | 297.1      |
| prop delay acout 1   | 262.0      |
| prop delay bcout 1   | 228.7      |
| prop delay cincout 1 | 263.5      |
| prop delay acout 0   | 308.0      |
| prop delay bcout 0   | 359.3      |
| prop delay cincout 0 | 285.7      |



# 4 halfadder


**Designer:** Martin Wearn

Cell Description: Adds two bits to produce a sum and carry

# ${\bf Symbol}$

# Circuit Diagram

### Dimensions





### **AC** Characteristics

| Signal                             | Delay (ps) |
|------------------------------------|------------|
| prop delay as 1                    | 255.8      |
| prop delay bs 1                    | 244.0      |
| prop delay as 0                    | 247.6      |
| prop delay bs 0                    | 237.8      |
| prop delay ac 1                    | 176.7      |
| prop delay bc 1                    | 184.8      |
| prop delay ac $0$                  | 157.4      |
| prop delay b<br>c $\boldsymbol{0}$ | 147.3      |




# 5 Inverter


**Designer:** Henry Lovett

Cell Description: A basic inverter gate

# ${\bf Symbol}$

### Dimensions





#### **AC** Characteristics

| Signal       | Delay (ps) |
|--------------|------------|
| a rise delay | 107.3      |
| a fall delay | 81.7       |




# 6 leftbuf

**Designer:** Henry Lovett

Cell Description: A start of row buffer cell.

# Symbol Circuit Diagram Dimensions



#### **AC** Characteristics


| Signal                 | Delay (ps) |
|------------------------|------------|
| clock rise prop delay  | 287.5      |
| clock fall prop delay  | 271.3      |
| test rise prop delay   | 282.5      |
| test fall prop delay   | 272.6      |
| nreset rise prop delay | 290.5      |
| nreset fall prop delay | 273.2      |
| sdo rise prop delay    | 124.7      |
| sdo fall prop delay    | 157.7      |



### 7 mux2

**Designer:** Constantijn Schepens

Cell Description: A two input Multiplexor



**AC** Characteristics


| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |



## 8 nand2

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



### **AC** Characteristics


| $\operatorname{Signal}$  | Delay (ps) |
|--------------------------|------------|
| a rise propagation delay | 118.6      |
| a fall propagation delay | 115.5      |
| b rise propagation delay | 112.8      |
| b fall propagation delay | 122.5      |



## 9 nand3

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



### **AC** Characteristics


| Signal                   | Delay (ps) |
|--------------------------|------------|
| a rise propagation delay | 128.0      |
| a fall propagation delay | 157.6      |
| b rise propagation delay | 124.9      |
| b fall propagation delay | 159.7      |
| c rise propagation delay | 116.7      |
| c fall propagation delay | 158.4      |



# $10 \quad nand 4$

**Designer:** Constantijn Schepens

Cell Description: A two input NAND gate



### **AC** Characteristics

| $\operatorname{Signal}$  | Delay (ps) |
|--------------------------|------------|
| a rise propagation delay | 137.5      |
| a fall propagation delay | 204.6      |
| b rise propagation delay | 132.7      |
| b fall propagation delay | 203.0      |
| c rise propagation delay | 127.7      |
| c fall propagation delay | 202.6      |
| d rise propagation delay | 121.2      |
| d fall propagation delay | 198.0      |




### 11 nor2


**Designer:** Henry Lovett

Cell Description: A two input NOR gate

# ${\bf Symbol}$

### Dimensions





#### **AC** Characteristics

| Signal            | Delay (ps) |
|-------------------|------------|
| a rise prop delay | 91.8       |
| a fall prop delay | 196.4      |
| b rise prop delay | 87.6       |
| b fall prop delay | 192.9      |




## 12 nor3


**Designer:** Henry Lovett

Cell Description: A three input NOR gate

# ${\bf Symbol}$

### Dimensions





#### **AC** Characteristics

| Signal            | Delay (ps) |
|-------------------|------------|
| a rise prop delay | 100.4      |
| a fall prop delay | 305.7      |
| b rise prop delay | 89.8       |
| b fall prop delay | 281.0      |
| c rise prop delay | 95.4       |
| c fall prop delay | 300.7      |




# 13 or2


**Designer:** Henry Lovett

Cell Description: A two input OR gate

# ${\bf Symbol}$

# Dimensions





#### **AC** Characteristics


| Signal       | Delay (ps) |
|--------------|------------|
| a fall delay | 174.0      |
| a rise delay | 140.9      |
| b fall delay | 176.3      |
| b rise delay | 150.5      |



# 14 rightend

**Designer:** Henry Lovett

Cell Description: An end of row buffer cell.



### **AC** Characteristics

| Signal          | Delay (ps) |
|-----------------|------------|
| scan fall delay | 56.4       |
| scan rise delay | 78.2       |




#### **15** rowcrosser

Designer: Martin Wearn Cell Description: A rowcrossing cell

# 16 scandtype

Designer: Constantijn Schepens Cell Description: A Raw DType cell




**AC** Characteristics

| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |



# 17 scanreg

Designer: Constantijn Schepens Cell Description: A Raw DType cell



**AC** Characteristics

| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |



#### tiehigh 18

Designer: Martin Wearn Cell Description: A tie to Vdd cell

# 19 tielow

\_\_\_\_\_


**Designer:** Martin Wearn

Cell Description: A tie to GND cell

# 20 trisbuf

**Designer:** Ashley Robinson

Cell Description: A tristate buffer



**AC** Characteristics


| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |



## 21 xor2

**Designer:** Ashley Robinson

Cell Description: A two input xor gate



**AC** Characteristics

| Signal | Delay (ps) |
|--------|------------|
| TO BE  | DONE       |



# A Appendix A

# A.1 Team Management

# A.2 Division of Labour

# B Design Detail


## B.1 fulladder


**Designer:** Martin Wearn

Cell Description: Adds two bit values and the previous bitslice carry out,

to produce a sum and carry

## Stick Diagram






## B.2 halfadder

**Designer:** Martin Wearn

Cell Description: Adds two bits to produce a sum and carry

### Stick Diagram







## B.3 leftbuf

**Designer:** Henry Lovett

Cell Description: A start of row buffer cell.

### Stick Diagram







## B.4 rdtype

**Designer:** Ashley Robinson **Cell Description:** Raw Dtype

### Stick Diagram







### B.5 smux2

Designer: Schep

Cell Description: A start of row buffer cell.

## Stick Diagram







## B.6 smux3

Designer: Schep

Cell Description: A scan multiplexor.

# Stick Diagram





### B.7 xor2

**Designer:** Ashley Robinson

Cell Description: A 2 input XOR gate.

### Stick Diagram

