

Cell Library Databook

by Team S5

H. Lovett (hl13g10)

A. J. Robinson (ajr2g10)

C. Schepens (cs7g10)

M. Wearn (mw20g10)

December 5, 2013

Contents

1	And2	4
2	buffer	5
3	fulladder	6
4	halfadder	7
5	Inverter	8
6	leftbuf	9
7	mux2	10
8	nand2	11
9	nand3	12
10	nand4	13
11	nor2	14
12	nor3	15
13	or2	16
14	rightend	17
15	rowcrosser	18
16	scandtype	19
17	scanreg	20
18	tiehigh	21
19	tielow	22
20	trisbuf	23
21	xor2	24
A	Appendix A	25
A.1	Team Management	25
A.2	Division of Labour	26


B	Design Detail	27
B.1	fulladder	28
B.2	halfadder	29
B.3	leftbuf	30
B.4	rdtype	31
B.5	smux2	32
B.6	smux3	33
B.7	xor2	34

1 And2


Designer: Constantijn Schepens

Cell Description: A two input AND gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




2 buffer


Designer: Ashley Robinson

Cell Description: A non-inverting buffer

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




3 fulladder


Designer: Martin Wearn

Cell Description: A Full Adder

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE


System Verilog Simulation




4 halfadder

Designer: Martin Wearn
Cell Description: A Half Adder

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




5 Inverter


Designer: Henry Lovett

Cell Description: A basic inverter gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
a rise delay	107.3
a fall delay	81.7

System Verilog Simulation




6 leftbuf


Designer: Henry Lovett

Cell Description: A start of row buffer cell.


Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
clock rise prop delay	287.5
clock fall prop delay	271.3
test rise prop delay	282.5
test fall prop delay	272.6
nreset rise prop delay	290.5
nreset fall prop delay	273.2
sdo rise prop delay	124.7
sdo fall prop delay	157.7

System Verilog Simulation




7 mux2


Designer: Constantijn Schepens

Cell Description: A two input Multiplexor

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




8 nand2


Designer: Constantijn Schepens

Cell Description: A two input NAND gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




9 nand3


Designer: Constantijn Schepens

Cell Description: A two input NAND gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




10 nand4


Designer: Constantijn Schepens

Cell Description: A two input NAND gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




11 nor2


Designer: Henry Lovett

Cell Description: A two input NOR gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
a rise prop delay	91.8
a fall prop delay	196.4
b rise prop delay	87.6
b fall prop delay	192.9

System Verilog Simulation




12 nor3


Designer: Henry Lovett

Cell Description: A three input NOR gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
a rise prop delay	100.4
a fall prop delay	305.7
b rise prop delay	89.8
b fall prop delay	281.0
c rise prop delay	95.4
c fall prop delay	300.7

System Verilog Simulation




13 or2


Designer: Henry Lovett

Cell Description: A two input OR gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
a fall delay	174.0
a rise delay	140.9
b fall delay	176.3
b rise delay	150.5

System Verilog Simulation




14 rightend


Designer: Henry Lovett
Cell Description: An end of row buffer cell.


Symbol

Circuit Diagram

Dimensions








AC Characteristics

Signal	Delay (s)
scan fall delay	56.4
scan rise delay	78.2

System Verilog Simulation




15 rowcrosser


Designer: Martin Wearn
Cell Description: A rowcrossing cell


Symbol

Circuit Diagram

Dimensions








AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




16 scandtype


Designer: Constantijn Schepens

Cell Description: A Raw DType cell

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




17 scanreg


Designer: Constantijn Schepens

Cell Description: A Raw DType cell

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




18 tiehigh


Designer: Martin Wearn

Cell Description: A tie to Vdd cell

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




19 tielow


Designer: Martin Wearn

Cell Description: A tie to GND cell

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




20 trisbuf


Designer: Ashley Robinson

Cell Description: A tristate buffer


Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation




21 xor2


Designer: Ashley Robinson

Cell Description: A two input xor gate

Symbol



Circuit Diagram




Dimensions



AC Characteristics

Signal	Delay (s)
TO BE	DONE

System Verilog Simulation



A Appendix A

A.1 Team Management

A.2 Division of Labour


B Design Detail

B.1 fulladder


Designer: Martin Wearn

Cell Description: full adding thing.

Stick Diagram



Transistor Level Circuit Diagram




B.2 halfadder


Designer: Martin Wearn

Cell Description: A half adder.

Stick Diagram



Transistor Level Circuit Diagram




B.3 leftbuf


Designer: Henry Lovett

Cell Description: A start of row buffer cell.

Stick Diagram



Transistor Level Circuit Diagram




B.4 rdtype


Designer: Ashley Robinson

Cell Description: Raw Dtype

Stick Diagram



Transistor Level Circuit Diagram




B.5 smux2


Designer: Schep

Cell Description: A start of row buffer cell.

Stick Diagram



Transistor Level Circuit Diagram




B.6 smux3


Designer: Schep

Cell Description: A scan multiplexor.

Stick Diagram



Transistor Level Circuit Diagram




B.7 xor2

Designer: Ashley Robinson

Cell Description: A 2 input XOR gate.

Stick Diagram



Transistor Level Circuit Diagram

